Electronic Components Datasheet Search
  English  ▼

X  

AT697E Datasheet(PDF) 23 Page - ATMEL Corporation

Part # AT697E
Description  Rad-Hard 32 bit SPARC V8 Processor
PDF  154 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT697E Datasheet(HTML) 23 Page - ATMEL Corporation

Back Button AT697E Datasheet HTML 19Page - ATMEL Corporation AT697E Datasheet HTML 20Page - ATMEL Corporation AT697E Datasheet HTML 21Page - ATMEL Corporation AT697E Datasheet HTML 22Page - ATMEL Corporation AT697E Datasheet HTML 23Page - ATMEL Corporation AT697E Datasheet HTML 24Page - ATMEL Corporation AT697E Datasheet HTML 25Page - ATMEL Corporation AT697E Datasheet HTML 26Page - ATMEL Corporation AT697E Datasheet HTML 27Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 154 page
background image
23
AT697
4226G–AERO–05/09
Asynchronous Traps /
Interrupts
The AT697 handles 11 interrupts. Interrupts can be due to external interrupt requests
not directly related to any particular instruction or can be due to exception caused by
particular previously executed instruction.
Figure 7. Interrupt Controller Block Diagram
Operation
When an interrupt is generated, the corresponding bit is set in the interrupt pending reg-
ister (ITP). The pending bits are ANDed with the interrupt mask register and then
forwarded to the priority selector. The highest interrupt from priority level 1 will be for-
warded to the IU - if no unmasked pending interrupt exists on priority level 1, then the
highest unmasked interrupt from priority level 0 is forwarded.
When the IU acknowledges the interrupt, the corresponding pending bit will automati-
cally be cleared.
Interrupt can also be forced by setting a bit in the interrupt force register. In this case,
the IU acknowledgement will clear the force bit rather than the pending bit.
After reset, the interrupt mask register is set to all zeros while the remaining control reg-
isters are undefined.
Interrupt List
The following table presents the assignement of the interrupts.
Table 9. Interrupt Overview
Interrupt Pending Reg.
ITP
Interrupt Force Reg.
ITF
Interrupt Mask & Priority Reg.
ITMP
Interrupt Clear Reg.
ITC
I/O Interrupt Reg.
IOIT
priority
mask
trap1x generation
PIO[15:0]
Internal Interrupt
(Timer1, Uart1,...)
Interrupt Sources
Interrupt
TT (Trap Type)
Source
15
0x1F
unused
14
0x1E
PCI
13
0x1D
unused
12
0x1C
unused
11
0x1B
DSU trace buffer
10
0x1A
unused
9
0x19
Timer 2
8
0x18
Timer 1
7
0x17
I/O interrupt [3]



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com