Electronic Components Datasheet Search
  English  ▼

X  

VG3617801CT Datasheet(PDF) 6 Page - Vanguard International Semiconductor

Part # VG3617801CT
Description  16Mb CMOS Synchronous Dynamic RAM
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  VML [Vanguard International Semiconductor]
Direct Link  http://www.vis.com.tw
Logo VML - Vanguard International Semiconductor

VG3617801CT Datasheet(HTML) 6 Page - Vanguard International Semiconductor

Back Button VG3617801CT Datasheet HTML 2Page - Vanguard International Semiconductor VG3617801CT Datasheet HTML 3Page - Vanguard International Semiconductor VG3617801CT Datasheet HTML 4Page - Vanguard International Semiconductor VG3617801CT Datasheet HTML 5Page - Vanguard International Semiconductor VG3617801CT Datasheet HTML 6Page - Vanguard International Semiconductor VG3617801CT Datasheet HTML 7Page - Vanguard International Semiconductor VG3617801CT Datasheet HTML 8Page - Vanguard International Semiconductor VG3617801CT Datasheet HTML 9Page - Vanguard International Semiconductor VG3617801CT Datasheet HTML 10Page - Vanguard International Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 68 page
background image
Document:1G5-0133
Rev.1
Page 6
VIS
VG3617801CT
16Mb CMOS Synchronous Dynamic RAM
A.C Characteristics:
Test Conditions: (Ta=0 to 70°C VDD=3.3V
,VSS=0V)
AC input Levels(VIH/VIL)
2.0/0.8V
Input timing reference level/
Output timing reference level
1.4V
Input rise and fall time
1ns
Output load condition
50pF
Parameter
CAS
Latency
symbol
VG3617801CT
Unit
-8H
-8L
-10
Min
Max
Min
Max
Min
Max
CLK cycle time
3
tCk3
10
10
10
ns
2
tCk2
10
13
15
ns
CLK to valid output delay
3
tAC3
6
6
8
ns
2
tAC2
6
7
8
ns
CLK high pulse width
tCH
3
3
4
ns
CLK low pulse width
tCL
3
3
4
ns
CKE setup time
tCKS
3
3
3
ns
CKE hold time
tCKH
1
1
1
ns
Address setup time
tAS
2
2
3
ns
Address hold time
tAH
1
1
1
ns
Data input setup time
tDS
2
2
3
ns
Data input hold time
tDH
1
1
1
ns
Command setup time
tCMS
2
2
3
ns
Command hold time
tCMH
1
1
1
ns
Output data hold time
tOH
3
3
3
ns
CLK to output in low-Z
tLZ
0
0
0
ns
CLK to output in Hi-Z
tHZ
3
8
3
8
3
8
ns
Row active to active delay
tRRD
20
20
20
ns
RAS to CAS delay
tRCD
20
20
26
ns
Row precharge time
tRP
20
20
26
ns
ROW active time
tRAS
50
120,000
50
120,000
60
120,000
ns
ROW cycle time
tRC
70
70
86
ns
Last data in to burst stop
tBDL
1 CLK
1 CLK
1 CLK
ns
Data-in to ACT(REF)
Command (Auto Precharge)
tDAL
1CLK+tRP
1CLK+tRP
1CLK+tRP
ns
Data-in to precharge
tDPL
1 CLK
1 CLK
1 CLK
ns
Transition time
tT
1
10
1
10
1
10
ns
Mode reg. set cycle
tRSC
2 CLK
2 CLK
2 CLK
ns
Power down exit setup time
tPDE
8
8
8
ns
Self refresh exit time
tSRX
8
8
8
ns
Refresh time
tREF
32
32
32
ms
0.3V
±



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com