Electronic Components Datasheet Search
  English  ▼

X  

AD9148BBCZ Datasheet(PDF) 55 Page - Analog Devices

Part # AD9148BBCZ
Description  Quad 16-Bit,1 GSPS, TxDAC Digital-to-Analog Converter
PDF  73 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9148BBCZ Datasheet(HTML) 55 Page - Analog Devices

Back Button AD9148BBCZ Datasheet HTML 51Page - Analog Devices AD9148BBCZ Datasheet HTML 52Page - Analog Devices AD9148BBCZ Datasheet HTML 53Page - Analog Devices AD9148BBCZ Datasheet HTML 54Page - Analog Devices AD9148BBCZ Datasheet HTML 55Page - Analog Devices AD9148BBCZ Datasheet HTML 56Page - Analog Devices AD9148BBCZ Datasheet HTML 57Page - Analog Devices AD9148BBCZ Datasheet HTML 58Page - Analog Devices AD9148BBCZ Datasheet HTML 59Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 73 page
background image
Preliminary Technical Data
AD9148
Rev. PrA | Page 55 of 73
The NCO operating frequency, fNCO, is at the DAC rate. The
frequency of the complex carrier signal can be set from dc up to
fDAC/2. The frequency tuning word (FTW) is calculated as
32
2
×
=
DAC
CENTER
f
f
FTW
The generated quadrature carrier signal is mixed with the I and Q
data. The quadrature products are then summed into the I and
Q data paths, as shown in Figure 70.
When using the fine modulator, the maximum signal bandwidth of
0.8 × fDATA is always achieved.
Updating the Frequency Tuning Word
The frequency tuning word registers do not get updated
immediately upon writing as the other configuration registers
do. After loading the FTW registers with the desired values,
Bit 2 of Register 0x5A must transition from 0 to 1 for the new
FTW to take effect.
Phase Offset Adjustment
A 16-bit phase offset may be added to the output of the phase
accumulator via the serial port. This static phase adjustment
results in an output signal that is offset by a constant angle
relative to the nominal signal. This allows the user to phase
align the NCO output with some external signal, if necessary.
This can be especially useful when NCOs of multiple AD9148s
are programmed for synchronization. The phase offset allows
for the adjustment of the output timing between the devices.
The static phase adjustment is sourced from the NCO Phase Offset
Word[15:0] value located in Register 0x58 and Register 0x59.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com