AD9148BBCZ datasheet(29/73 Pages) AD

29 / 73 page

Preliminary Technical Data

AD9148

Rev. PrA | Page 29 of 73

Addr

(Hex)

Bit

Name

Function

Default

Sync Control 1

5:0

Sync phase request

Offset of internal divided by 64 clock phase after sync.

000000

000000 = 0 DAC clocks.

…

111111 = 63 DAC clocks.

Sync Status 0

Sync Lost

Synchronization lost.

Read-

only

Sync locked

Synchronization found.

Read-

only

Data Receiver Control

One DCI

0 = two DCIs used, DCIA_x and DCIB_x.

1 = one DCI used, DCIA_x.

Data Receiver Status

LVDS receiver

frame high

Frame input LVDS level > 1.7 V.

Read-

only

LVDS receiver

frame low

Frame input LVDS level < 0.7 V.

Read-

only

LVDS receiver

DCI high

DCI input LVDS level > 1.7 V.

Read-

only

LVDS receiver

DCI low

DCI input LVDS level < 0.7 V.

Read-

only

LVDS receiver

Port B high

Port B input LVDS level > 1.7 V.

Read-

only

LVDS receiver

Port B low

Port B input LVDS level < 0.7 V.

Read-

only

LVDS receiver

Port A high

Port A input LVDS level > 1.7 V.

Read-

only

LVDS receiver

Port A low

Port A input LVDS level < 0.7 V.

Read-

only

FIFO status/

Control Port A

FIFO Warning 1

FIFO read and write pointers within ±1.

Read-

only

FIFO Warning 2

FIFO read and write pointers within ±2

Read-

only

FIFO reset aligned

FIFO read and write pointers aligned after chip reset.

Read-

only

FIFO SPI align

acknowledge

FIFO read and write pointers aligned after SPI driven

FIFO reset.

Read-

only

FIFO SPI align

requesting

Request FIFO read and write pointers alignment via SPI.

2:0

FIFO phase offset

FIFO read and write pointer phase offset from optimal

phase following FIFO reset.

000

000 = 0 offset from optimal phase.

…

111 = 7 offset from optimal phase.

The optimal value is 0.

AD9148BBCZ Datasheet(PDF) 29 Page - Analog Devices

AD9148BBCZ Datasheet(HTML) 29 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73

Datasheet Download

Link URL