6402 datasheet(193/250 Pages) INTEL

193 / 250 page

Intel® 6400/6402 Advanced Memory Buffer Datasheet

193

Registers

Algorithms:

When Embedded algorithm is applied, please program the following bits at the same

time.

1. Select MBCSR.cmd bit[5:4] for the initial command execution mode.

For all algorithm choices except for Data Retention Read, select "01: write only".

For Data Retention Read, select "10: read with data comparison".

2. Program MBCSR.fast bit[11:10] to select FastX, FastY, FastXY, or XZY.

3. Program proper start/end address registers and corresponding MTR value for DIMM

type. Do not leave start and end address register as default "00" or the same

value. Algorithm does not support single or full address modes.

14.5.2.2

MBADDR: Memory Test Address

The register is used by MemBIST only when testing to a single memory location.

(MBCSR.atype = 2b‘01)

11:10

FAST: Address sequencing

00 => addressing with XZY toggling (column->bank->row)

01 => Fast Y with fixed bank

10 => Fast X with fixed bank

11 => Fast XY with fixed bank

9:8

DTYPE: Data type selection:

00 => Fixed data pattern, selected by MBCSR bits 18:16

01 => 144 or 288 bits user defined data

10 => Circular shift data

11 => LFSR data, seeded from 32 bit LFSR seed register.

Note: Algorithm mode only supports DTYPE = Fixed

Note: Circular shift data and LFSR data type should not be used for single address

operation (ATYPE = 01).

7:6

ATYPE: Address type

00 => Reserved

01 => Single physical address operation, contained in MBADDR row/column/

bank.

10 => start/end physical address range defined in MB_START_ADDR &

MB_END_ADDR registers.

• In FastX, FastY and FastXY modes, only the bank specified in

MB_START_ADDR will be exercised.

11 => full address range of the DIMM as defined in MTR register which specifies

the number of banks, rows, and columns.

• In FastX, FastY and FastXY modes, only the bank 0 will be exercised.

5:4

CMD: Command execution:

00 => Read only without data comparison

01 => Write only

10 => Read with data comparison

11 => Write followed by Read with data comparison

3:0

Reserved

Device:

NodeID

Function: 3

Offset:

40h

Bit

Attr

Default

Description

6402 Datasheet(PDF) 193 Page - Intel Corporation

6402 Datasheet(HTML) 193 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL