Electronic Components Datasheet Search
  English  ▼

X  

6402 Datasheet(PDF) 191 Page - Intel Corporation

Part # 6402
Description  Advanced Memory Buffer
PDF  250 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

6402 Datasheet(HTML) 191 Page - Intel Corporation

Back Button 6402 Datasheet HTML 187Page - Intel Corporation 6402 Datasheet HTML 188Page - Intel Corporation 6402 Datasheet HTML 189Page - Intel Corporation 6402 Datasheet HTML 190Page - Intel Corporation 6402 Datasheet HTML 191Page - Intel Corporation 6402 Datasheet HTML 192Page - Intel Corporation 6402 Datasheet HTML 193Page - Intel Corporation 6402 Datasheet HTML 194Page - Intel Corporation 6402 Datasheet HTML 195Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 191 / 250 page
background image
Intel® 6400/6402 Advanced Memory Buffer Datasheet
191
Registers
14.5.2
Memory BIST Registers
14.5.2.1
MBCSR: MemBIST Control
Architected MemBIST control interface.
3:0
RWST
3h
CL: DRAM CAS Latency [3:0]
Note: This CL value is sampled during TS2 training sequences to set timing for FBD
link data returns. Changes to CL after this time will not effect FBD link data return
timing until the next TS2 sequence following link reset.
Device:
NodeID
Function: 3
Offset:
7Ch
Bit
Attr
Default
Description
Device:
NodeID
Function: 3
Offset:
40h
Bit
Attr
Default
Description
31
RWS
0
START: Start operation:
1 => Set this bit to begin MemBIST execution.
0 => Hardware will clear this bit when MemBIST execution is completed.
30
RW
0
PF: Fail/Pass indicator:
Write to 0 when start MemBIST. Hardware will set to 1 when a failure is detected.
0 => Pass
1 => Fail
29
RW
0
HALT: Halt on Error
0 => Operation will not halt due to a detected error.
1 => Operation will halt after read-compare data error is detected.
MemBIST will complete the current transaction before halting. This may result in
multiple errors being logged.
28
RW
0
ABORT: MemBIST test abort. When test abort bit is set, MBCSR bit 31 (Start
operation, RWS) needs to be set to "0" at the same time to avoid restarting
MemBIST.
0 => Normal operation.
1 => Need to abort the test during MemBIST operation.
If there is any following membist test after the abort test, bit [28] needs to be
cleared.
The Write to set MBCSR.abort must occur at least tRFC after the Write to set
MBCSR.start. Otherwise subsequent MemBIST operations may fail.
tRFC value is set in DAREFTC.trfc (Function3, offset70h, bit field 23:16).
27
RW
0
SPARE:



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com