Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

ADS4225 Datasheet(PDF) 28 Page - Texas Instruments

Click here to check the latest version.
Part # ADS4225
Description  Dual-Channel, 14-/12-Bit, 160/125/65MSPS Ultralow-Power ADC
PDF  104 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

ADS4225 Datasheet(HTML) 28 Page - Texas Instruments

Back Button ADS4225 Datasheet HTML 24Page - Texas Instruments ADS4225 Datasheet HTML 25Page - Texas Instruments ADS4225 Datasheet HTML 26Page - Texas Instruments ADS4225 Datasheet HTML 27Page - Texas Instruments ADS4225 Datasheet HTML 28Page - Texas Instruments ADS4225 Datasheet HTML 29Page - Texas Instruments ADS4225 Datasheet HTML 30Page - Texas Instruments ADS4225 Datasheet HTML 31Page - Texas Instruments ADS4225 Datasheet HTML 32Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 104 page
background image
ADS4222, ADS4225, ADS4226
ADS4242, ADS4245, ADS4246
SBAS533C
– MARCH 2011 – REVISED JUNE 2011
www.ti.com
SERIAL REGISTER MAP
Table 10 summarizes the functions supported by the serial interface.
Table 10. Serial Interface Register Map(1)
REGISTER
ADDRESS
REGISTER DATA
A[7:0] (Hex)
D7
D6
D5
D4
D3
D2
D1
D0
00
0
0
0
0
0
0
RESET
READOUT
01
LVDS SWING
0
0
03
0
0
0
0
0
0
HIGH PERF MODE
25
CH A GAIN
0
CH A TEST PATTERNS
29
0
0
0
DATA FORMAT
0
0
0
2B
CH B GAIN
0
CH B TEST PATTERNS
ENABLE
3D
0
0
OFFSET
0
0
0
0
0
CORR
3F
0
0
CUSTOM PATTERN D[13:8]
40
CUSTOM PATTERN D[7:0]
41
LVDS CMOS
CMOS CLKOUT STRENGTH
0
0
DIS OBUF
42
CLKOUT FALL POSN
CLKOUT RISE POSN
EN DIGITAL
0
0
0
LVDS
LVDS DATA
45
STBY
CLKOUT
0
0
PDN GLOBAL
0
0
STRENGTH
STRENGTH
HIGH FREQ
4A
0
0
0
0
0
0
0
MODE CH B(2)
HIGH FREQ
58
0
0
0
0
0
0
0
MODE CH A(2)
BF
CH A OFFSET PEDESTAL
0
0
C1
CH B OFFSET PEDESTAL
0
0
FREEZE
CF
OFFSET
0
OFFSET CORR TIME CONSTANT
0
0
CORR
LOW SPEED
DB
0
0
0
0
0
0
0
MODE CH B(3)
EN LOW
EF
0
0
0
SPEED
0
0
0
0
MODE(3)
F1
0
0
0
0
0
0
EN LVDS SWING
LOW SPEED
F2
0
0
0
0
0
0
0
MODE CH A(3)
(1)
Multiple functions in a register can be programmed in a single write operation. All registers default to
'0' after reset.
(2)
These bits improve SFDR on high frequencies. The frequency limit is 200MHz.
(3)
Low-speed mode is not applicable for the ADS4242 and ADS4222.
28
Submit Documentation Feedback
Copyright
© 2011, Texas Instruments Incorporated
Product Folder Link(s): ADS4222 ADS4225 ADS4226 ADS4242 ADS4245 ADS4246



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com