Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

TCM4300IPZ Datasheet(PDF) 57 Page - Texas Instruments

Part # TCM4300IPZ
Description  Advanced RF Cellular Telephone Interface Circuit (ARCTIC 田?
PDF  69 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TCM4300IPZ Datasheet(HTML) 57 Page - Texas Instruments

Back Button TCM4300IPZ Datasheet HTML 53Page - Texas Instruments TCM4300IPZ Datasheet HTML 54Page - Texas Instruments TCM4300IPZ Datasheet HTML 55Page - Texas Instruments TCM4300IPZ Datasheet HTML 56Page - Texas Instruments TCM4300IPZ Datasheet HTML 57Page - Texas Instruments TCM4300IPZ Datasheet HTML 58Page - Texas Instruments TCM4300IPZ Datasheet HTML 59Page - Texas Instruments TCM4300IPZ Datasheet HTML 60Page - Texas Instruments TCM4300IPZ Datasheet HTML 61Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 57 / 69 page
background image
4–22
Table 4–17. Microcontroller Register Definitions
ADDR
NAME
CATEGORY
R/W
00h
WBDCtrl
Wide band data
W
00h
WBD
Wide-band data
R
01h
FIFO
FIFO A(B) microcontroller to DSP (DSP to microcontroller)
W/(R)
02h
MIntCtrl
Interrupt/control status
R/W
03h
SynData0
W
04h
SynData1
W
05h
SynData2
W
06h
SynData3
Synthesizer interface
W
07h
SynCtrl0
W
08h
SynCtrl1
W
09h
SynCtrl2
W
0Ah
MCClock
Microcontroller clock speed
W
0Bh
RSSI A/D
RSSI level
R
0Ch
BAT A/D
Battery level monitor
R
0Dh
LCD D/A
LCD contrast control
W
0Eh
MStatCtrl
Miscellaneous status/control
R/W
0Fh
TXI Offset
Transmit dc offset compensation
W
10h
TXQ Offset
Transmit dc offset compensation
W
4.16 Wide-Band Data/Control Register
This register is used for two functions, depending on whether it is being read from or written to. When read
from, the register provides the latest 8 bits of received and demodulated data according to the
microcontroller register map to the microcontroller. When it is written to, the bits are placed into the WBDCtrl
register (see Table 4–16) as shown here:
7
6
5 – 3
2 – 0
WBDCtrl
WBD_LCKD
WBD_ON
WBD_BW[2:0]
Reserved
W
W
W
When the WBDCtrl register is read, bit 7 (MSB) is the last received data bit.
The definition of the WBDCtrl register, according to the DSP register map, is shown in Table 4–18.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com