RM48L930 datasheet(131/147 Pages) TI1

131 / 147 page

RM48L930

RM48L730

RM48L530

www.ti.com

SPNS176

– SEPTEMBER 2011

5.9

Multi-Buffered / Standard Serial Peripheral Interface

The MibSPI is a high-speed synchronous serial input/output port that allows a serial bit stream of

programmed length (2 to 16 bits) to be shifted in and out of the device at a programmed bit-transfer rate.

Typical applications for the SPI include interfacing to external peripherals, such as I/Os, memories, display

drivers, and analog-to-digital converters.

5.9.1

Features

Both Standard and MibSPI modules have the following features:

•

16-bit shift register

•

Receive buffer register

•

8-bit baud clock generator, supports max up to 20Mhz baud rate

•

SPICLK can be internally-generated (master mode) or received from an external clock source (slave

mode)

•

Each word transferred can have a unique format

•

SPI I/Os not used in the communication can be used as digital input/output signals

Table 5-15. MibSPI/SPI Configurations

MibSPIx/SPIx

I/Os

MibSPI1

MIBSPI1SIMO[1:0], MIBSPI1SOMI[1:0], MIBSPI1CLK, MIBSPI1nCS[5:0], MIBSPI1nENA

MibSPI3

MIBSPI3SIMO, MIBSPI3SOMI, MIBSPI3CLK, MIBSPI3nCS[5:0], MIBSPI3nENA

MibSPI5

MIBSPI5SIMO[3:0], MIBSPI5SOMI[3:0], MIBSPI5CLK, MIBSPI5nCS[3:0], MIBSPI5nENA

SPI2

SPI2SIMO, ZSPI2SOMI, SPI2CLK, SPI2nCS[1:0], SPI2nENA

SPI4

SPI4SIMO, SPI4SOMI, SPI4CLK, SPI4nCS[0], SPI4nENA

5.9.2

MibSPI Transmit and Receive RAM Organization

The Multibuffer RAM is comprised of 128 buffers. Each entry in the Multibuffer RAM consists of 4 parts: a

16-bit transmit field, a 16-bit receive field, a 16-bit control field and a 16-bit status field. The Multibuffer

RAM can be partitioned into multiple transfer group with variable number of buffers each.

5.9.3

MibSPI Transmit Trigger Events

Each of the transfer groups can be configured individually. For each of the transfer groups a trigger event

and a trigger source can be chosen. A trigger event can be for example a rising edge or a permanent low

level at a selectable trigger source. For example, up to 15 trigger sources are available which can be

utilized by each transfer group. These trigger options are listed in Table 5-16 and Section 5.9.3.2 for

MibSPI1 and MibSPi3 respectively.

Peripheral Information and Electrical Specifications

131

Submit Documentation Feedback

focus.ti.com: RM48L930 RM48L730 RM48L530

RM48L930 Datasheet(PDF) 131 Page - Texas Instruments

RM48L930 Datasheet(HTML) 131 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL