Electronic Components Datasheet Search
  English  ▼

X  

UM0434 Datasheet(PDF) 83 Page - STMicroelectronics

Part # UM0434
Description  The primary objective of this user?셲 manual is to describe
PDF  390 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

UM0434 Datasheet(HTML) 83 Page - STMicroelectronics

Back Button UM0434 Datasheet HTML 79Page - STMicroelectronics UM0434 Datasheet HTML 80Page - STMicroelectronics UM0434 Datasheet HTML 81Page - STMicroelectronics UM0434 Datasheet HTML 82Page - STMicroelectronics UM0434 Datasheet HTML 83Page - STMicroelectronics UM0434 Datasheet HTML 84Page - STMicroelectronics UM0434 Datasheet HTML 85Page - STMicroelectronics UM0434 Datasheet HTML 86Page - STMicroelectronics UM0434 Datasheet HTML 87Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 83 / 390 page
background image
Register model
UM0434
84/391
4.13
Hardware implementation dependent registers
Hardware implementation-dependent registers 0 and 1 (HID0 and HID1) are configuration
registers to control various processor and system functions.
4.13.1
Hardware implementation dependent register 0 (HID0)
HID0, shown in
Table 59, is used for various configuration and control functions.
HID0 fields are described in
Table 60.
47
DAC2W
Data address compare 2 write debug event. Set if a write-type DAC2 debug event occurs while
DBCR0[DAC2] = 0b01 or DBCR0[DAC2] = 0b11.
48
RET
Return debug event. Set if a Return debug event occurs.
49–52
—
Reserved, should be cleared.
53
DEVT1
External debug event 1 debug event. Set if a DEVT1 debug event occurs.
54
DEVT2
External debug event 2 debug event. Set if a DEVT2 debug event occurs.
55
DCNT1
Debug counter 1 debug event. Set if a DCNT1 debug event occurs.
56
DCNT2
Debug counter 2 debug event. Set if a DCNT2 debug event occurs.
57
CIRPT
Critical interrupt taken debug event. Set if a critical interrupt taken debug event occurs.
58
CRET
Critical return debug event. Set if a critical return debug event occurs.
59–62
—
Reserved, should be cleared.
63
CNT1TRG Counter 1 triggered. Set if debug counter 1 is triggered by a trigger event.
Table 58.
DBSR field descriptions (continued)
Bits
Name
Description
Table 59.
Hardware implementation dependent register 0 (HID0)
32
33
37
38
39
40
41
42
43 45 46
47
Field EMCP
—
BPRED
DOZE NAP SLEEP — ICR NHR
Reset
All zeros
R/W
R/W
48
49
50
51
52
53
54
55
56
63
—
TBENSEL_TBCLKDCLREE DCLRCECICLRDEMCCLRDE DAPUEN
—
Reset
All zeros
R/W
R/W
SPR
SPR 1008



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com