LAN8820 datasheet(55/83 Pages) MICROCHIP

55 / 83 page

 2009-2015 Microchip Technology Inc.

DS00001871B-page 55

LAN8820/LAN8820I

4.3.3

USER STATUS 2 REGISTER

4.3.4

RECEIVE ERROR-FREE PACKETS COUNTER HIGH REGISTER

Index:

Size:

16 bits

Bits

Description

Type

Default

XOVER Resolution 0:1

0 = Channel 0 and Channel 1 resolved as MDI.

1 = Channel 0 and Channel 1 resolved as MDI-X.

XOVER Resolution 2:3

0 = Channel 2 and Channel 3 resolved as MDI.

1 = Channel 2 and Channel 3 resolved as MDI-X.

Speed Optimize Status

When set, indicates the link was established using the Speed Optimize

mechanism.

Note:

Refer to Section 3.9.5, "Speed Optimizer," on page 29 for additional

information.

12:0

RESERVED

Index:

Size:

16 bits

Bits

Description

Type

Default

15:0

RCVGPKT[47:32]

Counts the received error-free packets.

Contains the 16 upper bits of the 48-bit counter.

Reading this register resets all bits in the Receive Error-Free Packets

Counter.

RO/

0000h

Note:

The 48-bit receive error-free packets counter is split across 3 registers. In order to read the counter cor-

rectly, the registers must be read in the following order: Receive Error-Free Packets Counter Low Register,

Receive Error-Free Packets Counter Mid Register, Receive Error-Free Packets Counter High Register.

After reading the high register, the counter will be automatically cleared.

LAN8820 Datasheet(PDF) 55 Page - Microchip Technology

LAN8820 Datasheet(HTML) 55 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83

Datasheet Download

Link URL