Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

LAN8820 Datasheet(PDF) 56 Page - Microchip Technology

Part # LAN8820
Description  RGMII 10/100/1000 Ethernet Transceiver
PDF  83 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

LAN8820 Datasheet(HTML) 56 Page - Microchip Technology

Back Button LAN8820 Datasheet HTML 52Page - Microchip Technology LAN8820 Datasheet HTML 53Page - Microchip Technology LAN8820 Datasheet HTML 54Page - Microchip Technology LAN8820 Datasheet HTML 55Page - Microchip Technology LAN8820 Datasheet HTML 56Page - Microchip Technology LAN8820 Datasheet HTML 57Page - Microchip Technology LAN8820 Datasheet HTML 58Page - Microchip Technology LAN8820 Datasheet HTML 59Page - Microchip Technology LAN8820 Datasheet HTML 60Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 56 / 83 page
background image
LAN8820/LAN8820I
DS00001871B-page 56
 2009-2015 Microchip Technology Inc.
4.3.5
RECEIVE ERROR-FREE PACKETS COUNTER MID REGISTER
4.3.6
RECEIVE ERROR-FREE PACKETS COUNTER LOW REGISTER
Index:
U3
Size:
16 bits
Bits
Description
Type
Default
15:0
RCVGPKT[31:16]
Counts the received error-free packets.
Contains the 16 middle bits of the 48-bit counter.
RO
0000h
Note:
The 48-bit receive error-free packets counter is split across 3 registers. In order to read the counter cor-
rectly, the registers must be read in the following order: Receive Error-Free Packets Counter Low Register,
Receive Error-Free Packets Counter Mid Register, Receive Error-Free Packets Counter High Register.
After reading the high register, the counter will be automatically cleared.
Index:
U4
Size:
16 bits
Bits
Description
Type
Default
15:0
RCVGPKT[15:0]
Counts the received error-free packets.
Contains the 16 low-order bits of the 48-bit counter.
RO
0000h
Note:
The 48-bit receive error-free packets counter is split across 3 registers. In order to read the counter cor-
rectly, the registers must be read in the following order: Receive Error-Free Packets Counter Low Register,
Receive Error-Free Packets Counter Mid Register, Receive Error-Free Packets Counter High Register.
After reading the high register, the counter will be automatically cleared.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com