Electronic Components Datasheet Search
  English  ▼

X  

Z80 Datasheet(PDF) 91 Page - Zilog, Inc.

Part # Z80
Description  Z80 CPU PERIPHERALS
PDF  330 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ZILOG [Zilog, Inc.]
Direct Link  http://www.zilog.com
Logo ZILOG - Zilog, Inc.

Z80 Datasheet(HTML) 91 Page - Zilog, Inc.

Back Button Z80 Datasheet HTML 87Page - Zilog, Inc. Z80 Datasheet HTML 88Page - Zilog, Inc. Z80 Datasheet HTML 89Page - Zilog, Inc. Z80 Datasheet HTML 90Page - Zilog, Inc. Z80 Datasheet HTML 91Page - Zilog, Inc. Z80 Datasheet HTML 92Page - Zilog, Inc. Z80 Datasheet HTML 93Page - Zilog, Inc. Z80 Datasheet HTML 94Page - Zilog, Inc. Z80 Datasheet HTML 95Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 91 / 330 page
background image
< %27 2GTKRJGTCNU
7UGT /CPWCN
UM008101-0601
Direct Memory Access

which control bytes can be written to the DMA while the CPU has the bus
between byte transfers. This allows the next block, which can be an Auto
Restart block, to begin quickly at a new location. Notice that the block
length counter stops (or Auto Restarts) as a result of a comparison to the
block length register. In changing the register, the block length also changes
with what may be unpredictable results.
The pulse-control byte illustrated in Figure 30 (in the WR4 group) also has
a relationship to the byte counter in WR0. The pulse-control byte can be
loaded with an offset value between 0 and 255 and this value is continu-
ously compared with the lower byte of the byte counter. The NT line
generates a pulse each time a match occurs, which happens on every 256
bytes of transfer or search after the initial offset. Because the pulse signals
generated on the NT line only occur when the DMA has control of the
system bus, for example, when the BUSREQ and BUSACK lines are
simultaneously active, the CPU cannot detect theme and they can be
directed exclusively to an external gate, counter, or other device.
Figure 30 illustrates the seven status registers readable through the data bus.
Unlike the write registers, the status registers include no second-level
registers or groups. These registers are accessed sequentially according to
the read mask written to the WR6 group, except that the status byte can be
read separately from the other read registers.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com