Electronic Components Datasheet Search
  English  ▼

X  

Z80 Datasheet(PDF) 54 Page - Zilog, Inc.

Part # Z80
Description  Z80 CPU PERIPHERALS
PDF  330 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ZILOG [Zilog, Inc.]
Direct Link  http://www.zilog.com
Logo ZILOG - Zilog, Inc.

Z80 Datasheet(HTML) 54 Page - Zilog, Inc.

Back Button Z80 Datasheet HTML 50Page - Zilog, Inc. Z80 Datasheet HTML 51Page - Zilog, Inc. Z80 Datasheet HTML 52Page - Zilog, Inc. Z80 Datasheet HTML 53Page - Zilog, Inc. Z80 Datasheet HTML 54Page - Zilog, Inc. Z80 Datasheet HTML 55Page - Zilog, Inc. Z80 Datasheet HTML 56Page - Zilog, Inc. Z80 Datasheet HTML 57Page - Zilog, Inc. Z80 Datasheet HTML 58Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 54 / 330 page
background image
<%27 2GTKRJGTCNU
7UGT /CPWCN
UM008101-0601
Direct Memory Access

DMACs are used when one or more of the following situations or require-
ments are present:
• CPU has too much I/O and cannot perform other tasks properly
• Data transfer must be faster than the CPU can perform
• Transfer response tune (startup) must be faster than the CPU can provide
Small and low-performance systems generally run without DMA.
Medium-performance systems can also be designed without DMA if the
CPU can handle transfers fast enough and still perform other operations.
When systems require fast transfers or fast response, DMACs are strong
candidates for performance enhancement. Not only do DMACs transfer
faster than most CPUs, but the response time is better. Response times can
even be improved using the techniques described above for CPU response.
The following examples are cases in which DMA is usually the best choice:
• Disk and diskette controllers
• Scanning operations, such as CRT I/O
• Data acquisition
• Memory-to-memory transfers
• Memory searches
• Backup storage (I/O-to-I/O)
• Parallel bus systems such as the IEEE 488
• Fiber optic links
• Block transfers in networking, multiprocessing, or multiprogramming
The trade-off for speed is that the CPU typically remains idle and lacks full
or partial control of the system bus while the DMA is operating. This
condition can affect total system throughput, and can also affect such things
as memory refresh and other interrupts.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com