Electronic Components Datasheet Search
  English  ▼

X  

Z80 Datasheet(PDF) 42 Page - Zilog, Inc.

Part # Z80
Description  Z80 CPU PERIPHERALS
PDF  330 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ZILOG [Zilog, Inc.]
Direct Link  http://www.zilog.com
Logo ZILOG - Zilog, Inc.

Z80 Datasheet(HTML) 42 Page - Zilog, Inc.

Back Button Z80 Datasheet HTML 38Page - Zilog, Inc. Z80 Datasheet HTML 39Page - Zilog, Inc. Z80 Datasheet HTML 40Page - Zilog, Inc. Z80 Datasheet HTML 41Page - Zilog, Inc. Z80 Datasheet HTML 42Page - Zilog, Inc. Z80 Datasheet HTML 43Page - Zilog, Inc. Z80 Datasheet HTML 44Page - Zilog, Inc. Z80 Datasheet HTML 45Page - Zilog, Inc. Z80 Datasheet HTML 46Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 330 page
background image
<%27 2GTKRJGTCNU
7UGT /CPWCN
UM008101-0601
Counter/Timer Channels

CTC TIMING
Overview
This section describes the timing relationships of the relevant CTC pins for
the following types of operation:
Writing a word to the CTC
Reading a word from the CTC
Counting and timing
A timing diagram, Figure 12, relating to interrupt servicing is found in
“Interrupt Acknowledge Cycle” on page 28.
CTC Write Cycle
Figure 9 illustrates the timing associated with the CTC Write cycle. This
sequence is applicable to loading a channel control word, an interrupt
vector, or a time constant data word.
In the sequence shown, during clock cycle T1, the Z80 CPU prepares for
the Write cycle with a false (High) signal at CTC input pin RD (Read).
Because the CTC has no separate Write signal input, it generates its own
input internally from the false RD input. During clock cycle T2, the Z80
CPU initiates the Write cycle with true (Low) signals at CTC input pins
IORQ (I/O Request) and CE (Chip Enable). (See Note below.) A 2-bit
binary code appears at CTC inputs CS1 and CS0 (Channel Select 1 and 0),
specifying which of the four CTC channels is being written to. At this time,
a channel control, interrupt vector, or time constant data word may be
loaded to the appropriate CTC internal register in synchronization with the
rising edge beginning clock cycle T3.
M1 must be false to distinguish the cycle from an interrupt
acknowledge.
Note:



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com