Electronic Components Datasheet Search
  English  ▼

X  

Z80 Datasheet(PDF) 55 Page - Zilog, Inc.

Part # Z80
Description  Z80 CPU PERIPHERALS
PDF  330 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ZILOG [Zilog, Inc.]
Direct Link  http://www.zilog.com
Logo ZILOG - Zilog, Inc.

Z80 Datasheet(HTML) 55 Page - Zilog, Inc.

Back Button Z80 Datasheet HTML 51Page - Zilog, Inc. Z80 Datasheet HTML 52Page - Zilog, Inc. Z80 Datasheet HTML 53Page - Zilog, Inc. Z80 Datasheet HTML 54Page - Zilog, Inc. Z80 Datasheet HTML 55Page - Zilog, Inc. Z80 Datasheet HTML 56Page - Zilog, Inc. Z80 Datasheet HTML 57Page - Zilog, Inc. Z80 Datasheet HTML 58Page - Zilog, Inc. Z80 Datasheet HTML 59Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 330 page
background image
< %27 2GTKRJGTCNU
7UGT /CPWCN
UM008101-0601
Direct Memory Access

DMA Characteristics
All DMACs are programmable because the CPU must at least write a
block length (byte count) and starting memory address to a DMAC before
they can begin managing a data transfer. The starting address is incre-
mented or decremented as the transfer proceeds, and the byte counter is
incremented from zero up to the specified block length.
In addition to being programmable, DMACs vary in characteristics and
capabilities.
Ports and Channels
Every data transfer has a source and a destination. For example, in
memory-to-I/O transfers, memory is the source and I/O is the destination
port. The means of controlling and tracking the data exchange between the
two ports is called a channel. A channel includes the hardware for address
and byte counting, bus control, and coordination of the entire transfer
process.
The location for each source and destination for a channel is specified
either by the DMA address-generation mechanism or by hardwiring. The
Z80 DMA generates addresses for both memory and I/O ports during each
byte transfer.
Some DMACs have multiple channels, which means that they can keep
track of multiple interleaved transfers, and that one DMA can be hardwired
to multiple I/O devices. However, because any DMA can execute only one
read and/or write cycle at a time, multiple channels do not mean higher
throughput than single channels in a given speed. The Z80 DMA is a
single-channel device that can generate addresses to perform memory-to-
memory data transfers. I/O port addresses on the address bus.
The Z80 DMA can also perform internal byte searches. When the Z80 DMA
loads bytes to an internal DMAC register during transfers, the result is that,
when a byte is loaded, it can be compared with a maskable control byte.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com