Electronic Components Datasheet Search
  English  ▼

X  

Z80 Datasheet(PDF) 36 Page - Zilog, Inc.

Part # Z80
Description  Z80 CPU PERIPHERALS
PDF  330 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ZILOG [Zilog, Inc.]
Direct Link  http://www.zilog.com
Logo ZILOG - Zilog, Inc.

Z80 Datasheet(HTML) 36 Page - Zilog, Inc.

Back Button Z80 Datasheet HTML 32Page - Zilog, Inc. Z80 Datasheet HTML 33Page - Zilog, Inc. Z80 Datasheet HTML 34Page - Zilog, Inc. Z80 Datasheet HTML 35Page - Zilog, Inc. Z80 Datasheet HTML 36Page - Zilog, Inc. Z80 Datasheet HTML 37Page - Zilog, Inc. Z80 Datasheet HTML 38Page - Zilog, Inc. Z80 Datasheet HTML 39Page - Zilog, Inc. Z80 Datasheet HTML 40Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 330 page
background image
<%27 2GTKRJGTCNU
7UGT /CPWCN
UM008101-0601
Counter/Timer Channels

Timing may be initialized automatically or with a triggering edge at the
channel’s Timer Trigger (CLK/TRG) input. This timing is determined by
programming bit 3 of the channel control word. If bit 3 is reset?, the timer
automatically begins operation at the start of the CPU cycle following the I/
O Write machine cycle that loads the time constant data word to the
channel.
If bit 3 is set, the timer begins operation on the second succeeding rising
edge of
Φ after the Timer Trigger edge following the loading of the time
constant data word.
If no time constant word is to follow, the timer begins operation on the
second succeeding rising edge of
Φ after the Timer Trigger edge and
following the control word write cycle. Bit 4 of the channel control word is
pre programmed to select whether the Timer Trigger is sensitive to a rising
or falling edge. There is no setup requirement between the active edge of
the Timer Trigger and the next rising edge of
Φ.
If the Timer Trigger edge occurs closer than a specified minimum setup
time to the rising edge of
Φ, the down-counter does not begin decrementing
until the following rising edge of
Φ. If bit 7 in the channel control word is
set, the zero-count condition in the down-counter causes a pulse at the
channel’s Time Out pin, and initiates an interrupt request sequence. (For
more details, see “CTC Interrupt Servicing” on page 27).
CTC PROGRAMMING
Overview
To begin counting or timing operations, a Channel Control Word and Time
Constant Data Word are written to the appropriate channel by the CPU.
These words are stored in the Channel Control or Time Constant registers
of each channel. If a channel has been programmed to enable interrupts, an
interrupt vector is written to the appropriate register in the CTC. Because of



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com