Electronic Components Datasheet Search
  English  ▼

X  

DP83865 Datasheet(PDF) 73 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor. Click here to check the latest version.
Part # DP83865
Description  DP83865 Gig PHYTER V 10/100/1000 Ethernet Physical Layer
PDF  86 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

DP83865 Datasheet(HTML) 73 Page - National Semiconductor (TI)

Back Button DP83865 Datasheet HTML 69Page - National Semiconductor (TI) DP83865 Datasheet HTML 70Page - National Semiconductor (TI) DP83865 Datasheet HTML 71Page - National Semiconductor (TI) DP83865 Datasheet HTML 72Page - National Semiconductor (TI) DP83865 Datasheet HTML 73Page - National Semiconductor (TI) DP83865 Datasheet HTML 74Page - National Semiconductor (TI) DP83865 Datasheet HTML 75Page - National Semiconductor (TI) DP83865 Datasheet HTML 76Page - National Semiconductor (TI) DP83865 Datasheet HTML 77Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 73 / 86 page
background image
73
www.national.com
6.0 Electrical Specifications (Continued)
6.2 Reset Timing
Parameter
Description
Notes
Min
Typ
Max
Units
T1
Reference clock settle time
The reference clock must be stable af-
ter the last power supply voltage has
settled and before RESET is deas-
serted. (Note 1)
Pins VDD_SEL and CLK_MAC_EN
are latched in during this time.
0
µs
T2
Hardware RESET Pulse
Width
Power supply voltages and the refer-
ence clock (CLK_IN) have to be sta-
ble.
150
µs
T3
Post RESET Stabilization
time prior to MDC preamble
for register accesses
MDIO is pulled high for 32-bit serial
management initialization.
20
ms
T4
External pull configuration
latch-in time from the deas-
sertion of RESET
Hardware Configuration Pins are de-
scribed in the Pin Description section.
Reset includes external hardware and
internal software through registers.
(Note 2)
20
ms
T5
CLK_TO_MAC Output Sta-
bilization Time
If enabled, the CLK_TO_MAC output,
being independent of RESET, power-
down mode and isolation mode, is
available after power-up.
CLK_TO_MAC is a buffered output
CLK_IN. (Note 1)
0 + T1
µs
Note 1: Guaranteed by design. Not tested.
Note 2: It is recommended to use external pull-up and/or pull-down resistors for each of the hardware configuration pins that provide fast RC time con-
stants in order to latch-in the proper value prior to the pin transitioning to an output driver. Unless otherwise noted in the Pin Description section all
external pull-up or pull-down resistors are recommended to be 2k
Ω.
RESET
MDC
32 clocks
Latch-In of Hardware
Configuration Pins
T4
T3
T2
T1
CLK_IN
VDD 1.8V (core, analog),
2.5V (I/O, analog),
3.3V (I/O if applicable)
CLK_TO_MAC
T5



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com