 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
THCV231 Datasheet(PDF) 37 Page - THine Electronics, Inc. |
|
|
|||||||||||||||||||||||||||||
THCV231 Datasheet(HTML) 37 Page - THine Electronics, Inc. |
|
|
37 / 56 page  THCV231_THCV236_Rev.2.30_E Copyright©2016 THine Electronics, Inc. THine Electronics, Inc. 37/56 Security E Table 36. THCV236 Main-Link Control Register Map Address (Hex) Bit# R/W Default (Hex) Name Description Note Sub-Link Master 0x50 7 RW (*1) MAINMODE MAINMODE setting 0: V-by-One® HS Mode 1: Sync Free Mode - 6 RW (*1) HFSEL HFSEL setting 0: High Frequency Mode Disable 1: High Frequency Mode Enable - 5 RW 0 COL1 COL1 setting when MAINMODE =0 0: Color Space Converter Disable 1: Color Space Converter Enable when MAINMODE =1 Data Width Setting. See Table 15. - 4 RW (*1) COL0 COL0 setting Data Width Setting. See Table 15. - 3 RW 0 Reserved - 2:1 RW 0x0 Reserved - 0 RW 0 TTLDRV TTLDRV setting 0: Weak Drive Strength 1: Normal Drive Strength - 0x51 7:6 R 0x0 Reserved - 5 RW 0 SSEN SSEN setting 0: SSCG Disable 1: SSCG Enable (*2) 4:0 RW 0x05 SPREAD SSCG modulation depth setting Spread depth = ±SPREAD x 0.1% (Center Spread) 0x52 7:4 R 0x0 Reserved - 3:0 RW 0xD FMOD SSCG Modulation Frequency Setting - 0x53 7:2 R 0x00 Reserved - 1 RW 0 Reserved - 0 RW 0 BET_SEL Main-Link / Sub-Link Field BET Mode select 0: Main-Link Field BET Mode 1: Sub-Link Field BET Mode - 0x54 7 R 0 Reserved - 6:0 RW 0x3E Reserved. Must be default setting. - 0x55 -0x6C 7:0 RW 0x0 Reserved - 0x6D 7:3 R 0x00 Reserved - 2 RW 0 OUTSEL_ENABLE Permanent Clock Output Enable setting 0: Permanent Clock Output Disable 1: Permanent Clock Output Enable - 1:0 RW 0x1 OUTSEL_SETTING Permanent Clock Frequency setting 00: 80MHz (Clock Period : tOSC) 01: 40MHz (Clock Period : tOSC/2) 10: 20MHz (Clock Period : tOSC/4) 11: 10MHz (Clock Period : tOSC/8) (*3) 0x6E 7:1 R 0x00 Reserved - 0 RW 1 Reserved. Must be 1 - 0x6F 7:0 R 0x00 Reserved - 0x70 7:2 R 0x00 Reserved - 1 RW 0 Reserved. Must be 0 - 0 RW 0 PLL_SET_EN SSCG PLL setting register Enable 1: Enable 0: Disable - 0x71 -0x75 7:0 R 0x00 Reserved - 0x76 7:6 R 0x0 Reserved - 5:0 RW 0x00 PLL_SET0 SSCG PLL setting (*4) 0x77 7:4 R 0x0 Reserved - 3:0 RW 0x0 Reserved. Must be default setting. - 0x78 7:0 RW 0xXX PLL_SET1 SSCG PLL setting (*4) 0x79 -0x7B 7:0 R 0x00 Reserved. Must be default setting. - 0x7C 7:6 R 0x0 Reserved - 5:0 RW 0xXX PLL_SET2 SSCG PLL setting (*4) 0x7D -0x7F 7:0 R 0xXX Reserved. Must be default setting. - *1 Default value depends on RXDEFSEL setting when Power on sequence. RXDEFSEL=1 → default value is 0 , RXDEFSEL=0 → default value is 1. *2 SSEN=1 and SPREAD=0 setting is forbidden *3 Described value is typical value. It has variation in the range from min spec value to max spec value of tOSC. *4 See Table 8, Table 16 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
