Electronic Components Datasheet Search
  English  ▼

X  

THCV231 Datasheet(PDF) 41 Page - THine Electronics, Inc.

Part # THCV231
Description  The THCV231 and THCV236 are designed to support video data transmission between the host and display.
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  THINE [THine Electronics, Inc.]
Direct Link  http://www.thine.co.jp/index_e.html
Logo THINE - THine Electronics, Inc.

THCV231 Datasheet(HTML) 41 Page - THine Electronics, Inc.

Back Button THCV231 Datasheet HTML 37Page - THine Electronics, Inc. THCV231 Datasheet HTML 38Page - THine Electronics, Inc. THCV231 Datasheet HTML 39Page - THine Electronics, Inc. THCV231 Datasheet HTML 40Page - THine Electronics, Inc. THCV231 Datasheet HTML 41Page - THine Electronics, Inc. THCV231 Datasheet HTML 42Page - THine Electronics, Inc. THCV231 Datasheet HTML 43Page - THine Electronics, Inc. THCV231 Datasheet HTML 44Page - THine Electronics, Inc. THCV231 Datasheet HTML 45Page - THine Electronics, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 56 page
background image
THCV231_THCV236_Rev.2.30_E
Copyright©2016 THine Electronics, Inc.
THine Electronics, Inc.
41/56
Security E
Table 46. Switching Characteristics (THCV236)
Symbol
Parameter
Condition
Min
Typ
Max
Unit
tRBIT
Unit Interval
-
250
-
1666
ps
tRCP
CLKOUT Period
See Table 15
1000/Freq.Range[MHz]
ns
tRCH
CLKOUT High Time
-
-
tRCP/2
-
ns
tRCL
CLKOUT Low Time
-
-
tRCP/2
-
ns
tDOUT
Data Output Period
-
-
tRCP
-
ns
tRPD
Power On to PDN0
High Delay
-
0
-
-
ns
tRDC
Input Data to Output
Clock Delay
MAINMODE=1,HFSEL=0
61×tRCP
-
70×tRCP
ns
MAINMODE=1,HFSEL=1
116×tRCP
-
140×tRCP
ns
tRHPD0 PDN0 High to HTPDN
Low Delay
-
-
-
10
ms
tRHPD1 PDN0 Low to HTPDN
High Delay
-
-
-
50
us
tRPLL0
Training Pattern Input
to LOCKN
Low Delay
-
-
-
10
ms
tRPLL1
PDN0 Low to LOCKN
High Delay
-
-
-
10
us
tRLCK0 LOCKN Low to Data
Output Delay
-
-
-
5
ms
tRLCK1 LOCKN High to Data
Output Stop Delay
-
-
-
10
us
tROSC0
PDN0 High to
Permanent Clock
output Delay
OUTSEL=1
-
-
5
ms
tROSC1
LOCKN Low to
Permanent Clock
output Low Delay
OUTSEL=1
-
-
1
ms
tROSC2
LOCKN High to
Permanent Clock
output Delay
OUTSEL=1
-
-
10
us
tRS
Data Output Setup to
CLKOUT
-
0.45×tRCP-0.65
-
-
ns
tRH
Data Output Hold to
CLKOUT
-
0.45×tRCP-0.65
-
-
ns
tTLH
Clock, Data Output
Low to High Transition
Time
Clock , TTLDRV=0
-
-
2.0
ns
Data , TTLDRV=0
-
-
3.5
ns
Clock , TTLDRV=1
-
-
0.8
ns
Data , TTLDRV=1
-
-
1.9
ns
tTHL
Clock, Data Output
High to Low Transition
Time
Clock , TTLDRV=0
-
-
2.4
ns
Data , TTLDRV=0
-
-
4.4
ns
Clock , TTLDRV=1
-
-
1.0
ns
Data , TTLDRV=1
-
-
2.2
ns
Table 47. CML Bi-Directional Switching Characteristics
Symbol
Parameter
Condition
Min
Typ
Max
Unit
tBUI
Bi-Directional Buffer Unit Interval
-
80
100
120
ns
tBRF
Bi-Directional Buffer
Rise and Fall Time(20%-80%)
-
150
-
1000
ps
tBPJTX
Bi-Directional Buffer
Transmitter Period Jitter Accuracy
(peak to peak)
-
-
-
1
ns
tBPJRX
Bi-Directional Buffer
Receiver Period Jitter Tolerance
(peak to peak)
-
8
-
-
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com