Electronic Components Datasheet Search
  English  ▼

X  

SLMA002 Datasheet(PDF) 13 Page - Texas Instruments

Part # SLMA002
Description  2-A DUAL NON-SYNCHRONOUS CONVERTER WITH INTEGRATED HIGH-SIDE MOSFET
PDF  55 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

SLMA002 Datasheet(HTML) 13 Page - Texas Instruments

Back Button SLMA002 Datasheet HTML 9Page - Texas Instruments SLMA002 Datasheet HTML 10Page - Texas Instruments SLMA002 Datasheet HTML 11Page - Texas Instruments SLMA002 Datasheet HTML 12Page - Texas Instruments SLMA002 Datasheet HTML 13Page - Texas Instruments SLMA002 Datasheet HTML 14Page - Texas Instruments SLMA002 Datasheet HTML 15Page - Texas Instruments SLMA002 Datasheet HTML 16Page - Texas Instruments SLMA002 Datasheet HTML 17Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 55 page
background image
www.ti.com
DELAY
IN
ENx
TH
ENx
t
C
farads
V
2 I
R
R
n
V
I
R
=
æ
ö
-
´
´
´
ç
÷
-
´
è
ø
l
(1)
TPS5428x
ENx
C
R
+
PVDD2
PVDDx
6 mA
1.2V
T
Time
-
t
DELAY
0
t
DELAY
+t
SS
PVDDx
ENx
V
OUTx
1.2-V
Threshold
TPS54283,, TPS54286
SLUS749C – JULY 2007 – REVISED OCTOBER 2007
An R-C connected to an ENx pin may be used to delay the turn-on of the associated output after power is
applied to PVDDx (see Figure 15). After power is applied to PVDD2, the voltage on the ENx pin slowly decays
towards ground. Once the voltage decays to approximately 1.2 V, then the output is enabled and the startup
sequence begins. If it is desired to enable the outputs of the device immediately upon the application of power to
PVDD2, then omit these two components and tie the ENx pin to GND directly.
If an R-C circuit is used to delay the turn-on of the output, the resistor value must be much less than 1.2 V / 6
µA
or 200 k
Ω. A suggested value is 51 kΩ. This resistor value allows the ENx voltage to decay below the 1.2-V
threshold while the 6-
µA bias current flows.
The capacitor value required to delay the startup time (after the application of PVDD2) is shown in Equation 1.
where:
• R and C are the timing components
• V
TH is the 1.2-V enable threshold voltage
• I
ENx is the 6µA enable pin biasing current
Other enable pin functionality is dictated by the state of the SEQ pin. (See the Output Voltage Sequencing
section.)
Figure 15. Startup Delay Schematic
Figure 16. Startup Delay with R-C on Enable
DESIGN HINT
If delayed output voltage startup is not necessary, simply connect EN1 and EN2 to
GND. This configuration allows the outputs to start immediately on valid application of
PVDD2.
If ENx is allowed to go high after the Outputx has been in regulation, the upper MOSFET shuts off, and the
output decays at a rate determined by the output capacitor and the load. The internal pulldown MOSFET remains
in the OFF state. (See the Bootstrap for N-Channel MOSFET section.)
Copyright © 2007, Texas Instruments Incorporated
Submit Documentation Feedback
13
Product Folder Link(s): TPS54283 TPS54286



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com