| Electronic Components Datasheet Search |
|
AD9640 Datasheet(PDF) 43 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9640 Datasheet(HTML) 43 Page - Analog Devices |
|
43 / 54 page ![]() AD9640 Rev. B | Page 41 of 52 CONFIGURATION WITHOUT THE SPI In applications that do not interface to the SPI control registers, the SDIO/DCS pin, the SCLK/DFS pin, the SMI SDO/OEB pin, and the SMI SCLK/PDWN pin serve as standalone, CMOS- compatible control pins. When the device is powered up, it is assumed that the user intends to use the pins as static control lines for the duty cycle stabilizer, output data format, output enable, and power-down feature control. In this mode, the CSB chip select should be connected to AVDD, which disables the serial port interface. Table 23. Mode Selection Pin External Voltage Configuration SDIO/DCS AVDD (default) Duty cycle stabilizer enabled. AGND Duty cycle stabilizer disabled. SCLK/DFS AVDD Twos complement enabled. AGND (default) Offset binary enabled. SMI SDO/OEB AVDD Outputs in high impedance. AGND (default) Outputs enabled. SMI SCLK/PDWN AVDD Chip in power-down or standby. AGND (default) Normal operation. SPI ACCESSIBLE FEATURES A brief description of general features accessible via the SPI follows. These features are described in detail in the AN-877 Application Note, Interfacing to High Speed ADCs via SPI. The AD9640 part-specific features are described in detail following Table 25, the external memory map register table. Table 24. Features Accessible Using the SPI Feature Name Description Modes Allows user to set either power-down mode or standby mode. Clock Allows user to access the DCS via the SPI. Offset Allows user to digitally adjust the converter offset. Test I/O Allows user to set test modes to have known data on output bits. Output Mode Allows user to set up outputs. Output Phase Allows user to set the output clock polarity. Output Delay Allows user to vary the DCO delay. VREF Allows user to set the reference voltage. DON’T CARE DON’T CARE DON’T CARE DON’T CARE SDIO SCLK CSB tS tDH tCLK tDS tH R/W W1 W0 A12 A11 A10 A9 A8 A7 D5 D4 D3 D2 D1 D0 tLOW tHIGH Figure 73. Serial Port Interface Timing Diagram |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |