AD9640 datasheet(19/54 Pages) AD

19 / 54 page

AD9640

Rev. B | Page 17 of 52

PIN 1

INDICATOR

DRVDD

D1–

D1+

D2–

D2+

D3–

D3+

D4–

D4+

DCO–

DCO+

D5–

D5+

D6–

D6+

D7–

SCLK/DFS

SDIO/DCS

AVDD

VIN+B

VIN–B

RBIAS

CML

SENSE

VREF

VIN–A

VIN+A

AVDD

SMI SDFS

SMI SCLK/PDWN

SMI SDO/OEB

AD9640

PARALLEL LVDS

TOP VIEW

(Not to Scale)

EXPOSED PADDLE, PIN 0

(BOTTOM OF PACKAGE)

NOTES

1. NC = NO CONNECT.

2. THE EXPOSED THERMAL PAD ON THE BOTTOM OF THE PACKAGE PROVIDES

THE ANALOG GROUND FOR THE PART. THIS EXPOSED PAD MUST BE

CONNECTED TO GROUND FOR PROPER OPERATION.

Figure 7. Pin Configuration, LFCSP LVDS (Top View)

Table 12. Pin Function Descriptions (Interleaved Parallel LVDS Mode)

Pin No.

Mnemonic

Type

Function

ADC Power Supplies

20, 64

DRGND

Ground

Digital Output Ground.

1, 21

DRVDD

Supply

Digital Output Driver Supply (1.8 V to 3.3 V).

24, 57

DVDD

Supply

Digital Power Supply (1.8 V Nominal).

36, 45, 46

AVDD

Supply

Analog Power Supply (1.8 V Nominal).

AGND,

Exposed Pad

Ground

The exposed thermal pad on the bottom of the package provides the analog ground for the

part. This exposed pad must be connected to ground for proper operation.

ADC Analog

VIN+A

Input

Differential Analog Input Pin (+) for Channel A.

VIN−A

Input

Differential Analog Input Pin (−) for Channel A.

VIN+B

Input

Differential Analog Input Pin (+) for Channel B.

VIN−B

Input

Differential Analog Input Pin (−) for Channel B.

VREF

Input/Output

Voltage Reference Input/Output.

SENSE

Input

Voltage Reference Mode Select. See Table 14 for details.

RBIAS

Input/Output

External Reference Bias Resistor.

CML

Output

Common-Mode Level Bias Output for Analog Inputs.

CLK+

Input

ADC Clock Input—True.

CLK−

Input

ADC Clock Input—Complement.

ADC Fast Detect Outputs

FD0+

Output

Channel A/Channel B LVDS Fast Detect Indicator 0—True. See Table 18 for details.

FD0−

Output

Channel A/Channel B LVDS Fast Detect Indicator 0—Complement. See Table 18 for details.

FD1+

Output

Channel A/Channel B LVDS Fast Detect Indicator 1—True. See Table 18 for details.

FD1−

Output

Channel A/Channel B LVDS Fast Detect Indicator 1—Complement. See Table 18 for details.

FD2+

Output

Channel A/Channel B LVDS Fast Detect Indicator 2—True. See Table 18 for details.

FD2−

Output

Channel A/Channel B LVDS Fast Detect Indicator 2—Complement. See Table 18 for details.

FD3+

Output

Channel A/Channel B LVDS Fast Detect Indicator 3—True. See Table 18 for details.

FD3−

Output

Channel A/Channel B LVDS Fast Detect Indicator 3—Complement. See Table 18 for details.

AD9640 Datasheet(PDF) 19 Page - Analog Devices

AD9640 Datasheet(HTML) 19 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

Datasheet Download

Link URL