Electronic Components Datasheet Search
  English  ▼

X  

S29WS064N0LBAI011 Datasheet(PDF) 9 Page - SPANSION

Part # S29WS064N0LBAI011
Description  256/128/64 MEGABIT CMOS 1.8 VOLT ONLY SIMULTANEOUS READ/WRITE BURST MODE FLASH MEMORY
PDF  99 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SPANSION [SPANSION]
Direct Link  http://www.spansion.com
Logo SPANSION - SPANSION

S29WS064N0LBAI011 Datasheet(HTML) 9 Page - SPANSION

Back Button S29WS064N0LBAI011 Datasheet HTML 5Page - SPANSION S29WS064N0LBAI011 Datasheet HTML 6Page - SPANSION S29WS064N0LBAI011 Datasheet HTML 7Page - SPANSION S29WS064N0LBAI011 Datasheet HTML 8Page - SPANSION S29WS064N0LBAI011 Datasheet HTML 9Page - SPANSION S29WS064N0LBAI011 Datasheet HTML 10Page - SPANSION S29WS064N0LBAI011 Datasheet HTML 11Page - SPANSION S29WS064N0LBAI011 Datasheet HTML 12Page - SPANSION S29WS064N0LBAI011 Datasheet HTML 13Page - SPANSION Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 99 page
background image
January 25, 2005 S29WS-N_00_G0
S29WS-N MirrorBit™ Flash Family
7
Ad vance
Information
2
Input/Output Descriptions & Logic Symbol
Table identifies the input and output package connections provided on the device.
Table 2.1. Input/Output Descriptions
Symbol
Type
Description
A23–A0
Input
Address lines for WS256N (A22-A0 for WS128 and A21-A0 for WS064N).
DQ15–DQ0
I/O
Data input/output.
CE#
Input
Chip Enable. Asynchronous relative to CLK.
OE#
Input
Output Enable. Asynchronous relative to CLK.
WE#
Input
Write Enable.
VCC
Supply
Device Power Supply.
VIO
Input
VersatileIO Input. Should be tied to VCC.
VSS
I/O
Ground.
NC
No Connect
Not connected internally.
RDY
Output
Ready. Indicates when valid burst data is ready to be read.
CLK
Input
Clock Input. In burst mode, after the initial word is output, subsequent active edges of CLK
increment the internal address counter. Should be at VIL or VIH while in asynchronous
mode.
AVD#
Input
Address Valid. Indicates to device that the valid address is present on the address inputs.
When low during asynchronous mode, indicates valid address; when low during burst
mode, causes starting address to be latched at the next active clock edge.
When high, device ignores address inputs.
RESET#
Input
Hardware Reset. Low = device resets and returns to reading array data.
WP#
Input
Write Protect. At VIL, disables program and erase functions in the four outermost sectors.
Should be at VIH for all other conditions.
ACC
Input
Acceleration Input. At VHH, accelerates programming; automatically places device in
unlock bypass mode. At VIL, disables all program and erase functions. Should be at VIH for
all other conditions.
RFU
Reserved
Reserved for future use (see MCP look-ahead pinout for use with MCP).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com