S29WS064N0LBAI011 datasheet(22/99 Pages) SPANSION

22 / 99 page

S29WS-N_00_G0 January 25, 2005

Adva nce

Information

Device Operations

This section describes the read, program, erase, simultaneous read/write operations, handshak-

ing, and reset features of the Flash devices.

Operations are initiated by writing specific commands or a sequence with specific address and

data patterns into the command registers (see Tables 12.1 and 12.2). The command register itself

does not occupy any addressable memory location; rather, it is composed of latches that store

the commands, along with the address and data information needed to execute the command.

The contents of the register serve as input to the internal state machine and the state machine

outputs dictate the function of the device. Writing incorrect address and data values or writing

them in an improper sequence may place the device in an unknown state, in which case the sys-

tem must write the reset command to return the device to the reading array data mode.

7.1

Device Operation Table

The device must be setup appropriately for each operation. Table 7.1 describes the required state

of each control pin for any particular operation.

Table 7.1. Device Operations

Legend: L = Logic 0, H = Logic 1, X = Don’t Care, I/O = Input/Output.

7.2

Asynchronous Read

All memories require access time to output array data. In an asynchronous read operation, data

is read from one memory location at a time. Addresses are presented to the device in random

order, and the propagation delay through the device causes the data on its outputs to arrive asyn-

chronously with the address on its inputs.

The device defaults to reading array data asynchronously after device power-up or hardware re-

set. Asynchronous read requires that the CLK signal remain at VIL during the entire memory read

operation. To read data from the memory array, the system must first assert a valid address on

Amax–A0, while driving AVD# and CE# to VIL. WE# must remain at VIH. The rising edge of AVD#

latches the address. The OE# signal must be driven to VIL, once AVD# has been driven to VIH.

Operation

CE#

OE#

WE#

Addresses

DQ15–0

RESET#

CLK

AVD#

Asynchronous Read - Addresses Latched

Addr In

Data Out

Asynchronous Read - Addresses Steady State

Addr In

Data Out

Asynchronous Write

Addr In

I/O

Synchronous Write

Addr In

I/O

Standby (CE#)

HIGH Z

Hardware Reset

HIGH Z

Burst Read Operations (Synchronous)

Load Starting Burst Address

Addr In

Advance Burst to next address with appropriate

Data presented on the Data Bus

Burst

Data Out

Terminate current Burst read cycle

HIGH Z

Terminate current Burst read cycle via RESET#

HIGH Z

Terminate current Burst read cycle and start new

Burst read cycle

Addr In

I/O

S29WS064N0LBAI011 Datasheet(PDF) 22 Page - SPANSION

S29WS064N0LBAI011 Datasheet(HTML) 22 Page - SPANSION

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99

Datasheet Download

Link URL