PC87383 datasheet(34/77 Pages) NSC

34 / 77 page

3.0 Device Architecture and Configuration (Continued)

www.national.com

Revision 1.1

3.9

INFRARED CONFIGURATION

3.9.1

Logical Device 2 (IR) Configuration

Table 17 lists the configuration registers that affect the Infrared. Only the last register (F0h) is described here. See Sections

3.2.3 and 3.2.4 for descriptions of the other registers.

Table 17. Infrared Conﬁguration Registers

3.9.2

Infrared Configuration Register

This register is reset by hardware to 02h.

Location: Index F0h

Type:

R/W

Index

Conﬁguration Register or Action

Type

Reset

30h Activate. See also bit 0 of the SIOCF1 register and bit 2 of the SIOCF6 register. R/W

00h

60h Base Address MSB register. Bits 7-3 (for A15-11) are read only, 00000b.

R/W

02h

61h Base Address LSB register. Bit 2-0 (for A2-0) are read only, 000b.

R/W

F8h

70h Interrupt Number and Wake-Up on IRQ Enable register

R/W

03h

71h Interrupt Type. Bit 1 is R/W; other bits are read only.

R/W

03h

74h DMA Channel Select 0 (RX_DMA)

R/W

04h

75h DMA Channel Select 1 (TX_DMA)

R/W

04h

F0h Infrared Conﬁguration register

R/W

02h

Bit

76543210

Name

Bank

Select

Enable

Reserved

Busy

Indicator

Power

Mode

Control

TRI-STATE

Control

Reset

00000010

Bit

Description

Bank Select Enable. Enables bank switching for Infrared.

0: All attempts to access the extended registers in Infrared are ignored (default).

1: Enables bank switching for Infrared.

6-3

Reserved.

Busy Indicator. This read-only bit can be used by power management software to decide when to power down

the Infrared logical device.

0: No transfer in progress (default).

1: Transfer in progress.

Power Mode Control. When the logical device is active in:

0: Low power mode

Infrared clock disabled. The output signals are set to their default states. Registers are maintained (unlike

Active bit in Index 30, which also prevents access to Infrared registers).

1: Normal power mode

Infrared clock enabled. Infrared is functional when the logical device is active (default).

TRI-STATE Control. When enabled and the device is inactive, the logical device output pins are in TRI-STATE.

One exception is the IRTX pin, which is driven to 0 when Infrared is inactive and is not affected by this bit.

0: TRI-STATE disabled (default).

1: TRI-STATE enabled.

PC87383 Datasheet(PDF) 34 Page - National Semiconductor (TI)

PC87383 Datasheet(HTML) 34 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77

Datasheet Download

Link URL