 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
AD9154 Datasheet(PDF) 78 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9154 Datasheet(HTML) 78 Page - Analog Devices |
|
|
78 / 124 page  AD9154 Data Sheet Rev. C | Page 78 of 124 EXAMPLE START-UP SEQUENCE Table 81 through Table 90 show the register writes needed to set up the AD9154 with fDAC = 1474.56 MHz, 2× interpolation, and the DAC PLL enabled with a 368.64 MHz reference clock. The JESD204B interface is configured in Mode 4, dual link mode, Subclass 1, and scrambling is enabled with all eight SERDES lanes running at 7.3728 Gbps, inputting twos complement for- matted data. No remapping of lanes with the crossbar is performed in this example. The sequence of steps to properly start up the AD9154 is as follows: 1. Set up the SPI interface, power up necessary circuit blocks, make required writes to the configuration register, and set up the DAC clocks (see Step 1: Start Up the DAC). 2. Set the digital features of the AD9154 (see Step 2: Digital Datapath). 3. Set up the JESD204B links (see Step 3: Transport Layer). 4. Set up the physical layer of the SERDES interface (see 5. Step 4: Physical Layer). 6. Set up the data link layer of the SERDES interface. This procedure is for quick startup or debug only and does not guarantee deterministic latency (see Step 5: Data Link Layer). 7. Check for errors on Link 0 and Link 1 (see Step 6: Error Monitoring). These steps are outlined in detail in the following sections, within tables that list the required register write and read commands. STEP 1: START UP THE DAC Power-Up and DAC Initialization Table 81. Power-Up and DAC Initialization Command Address Value Description W 0x000 0xBD Soft reset W 0x000 0x3C Deassert reset, set 4-wire SPI W 0x011 0x00 Enable reference, DAC channels, and master DAC W 0x080 0x04 Power up all clocks with duty cycle correction on W 0x081 0x00 Power up SYSREF receiver, disable hysteresis Required Device Configurations Table 82. Required Device Configuration Command Address Value Description W 0x12D 0x8B Digital datapath configuration W 0x146 0x01 Digital datapath configuration W 0x333 0x01 JESD interface configuration Configure the DAC PLL Table 83. Configure DAC PLL Command Address Value Description W 0x087 0x62 Optimal DAC PLL loop filter settings W 0x088 0xC9 Optimal DAC PLL loop filter settings W 0x089 0x0E Optimal DAC PLL loop filter settings W 0x08A 0x12 Optimal DAC PLL CP settings W 0x08D 0x7B Optimal DAC LDO settings for DAC PLL W 0x1B0 0x00 Power DAC PLL blocks when power machine disabled W 0x1B5 0xC9 Optimal DAC PLL VCO settings W 0x1B9 0x24 Optimal DAC PLL calibration options settings W 0x1BC 0x0D Optimal DAC PLL block control settings W 0x1BE 0x02 Optimal DAC PLL VCO power control settings W 0x1BF 0x8E Optimal DAC PLL VCO calibration settings W 0x1C0 0x2A Optimal DAC PLL lock counter length setting W 0x1C1 0x2A Optimal DAC PLL CP setting W 0x1C4 0x7E Optimal DAC PLL varactor settings W 0x1C5 0x06 Optimal DAC PLL VCO settings W 0x08B 0x02 Set the VCO LO divider to 8 so that 6 GHz ≤ fVCO = fDACCLK × 2(LODivMode + 1) ≤ 12 GHz W 0x08C 0x03 Set the reference clock divider W 0x085 0x10 Set the B counter to 16 to divide the DAC clock down to 2× the reference clock W 0x1B6 0x4D Write VCO Varactor settings from Table 80 W 0x1BB 0x04 Write VCO bias reference and TC from Table 80 W 0x1B4 0x78 Write VCO calibration offset from Table 80 W 0x1C5 0x06 Write VCO Varactor reference W 0x083 0x10 Enable DAC PLL R 0x084 0x01 Verify that Bit 1 reads back high for PLL locked STEP 2: DIGITAL DATAPATH Table 84. Digital Datapath Command Address Value Description W 0x112 0x01 Set the interpolation to 2× W 0x110 0x00 Set twos complement data format |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
