Electronic Components Datasheet Search
  English  ▼

X  

C161 Datasheet(PDF) 120 Page - Infineon Technologies AG

Part # C161
Description  16-Bit Single-Chip Microcontroller
PDF  400 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

C161 Datasheet(HTML) 120 Page - Infineon Technologies AG

Back Button C161 Datasheet HTML 116Page - Infineon Technologies AG C161 Datasheet HTML 117Page - Infineon Technologies AG C161 Datasheet HTML 118Page - Infineon Technologies AG C161 Datasheet HTML 119Page - Infineon Technologies AG C161 Datasheet HTML 120Page - Infineon Technologies AG C161 Datasheet HTML 121Page - Infineon Technologies AG C161 Datasheet HTML 122Page - Infineon Technologies AG C161 Datasheet HTML 123Page - Infineon Technologies AG C161 Datasheet HTML 124Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 120 / 400 page
background image
&3,
&ORFN*HQHUDWLRQ
User’s Manual
6-4
1999-08
6.2
Frequency Control
The CPU clock is generated from the oscillator clock in either of two software selectable
ways:
The basic clock is the standard operating clock for the C161PI and is required to deliver
the intended maximum performance. The configuration via PORT0 (CLKCFG) after a
long hardware reset determines one of three possible basic clock generation modes:
• Direct Drive: the oscillator clock is directly fed to the controller hardware.
• Prescaler: the oscillator clock is divided by 2 to achieve a 50% duty cycle.
• PLL: the oscillator clock is multiplied by a configurable factor of F = 1.5...5.
The Slow Down clock is the oscillator clock divided by a programmable factor of 1...32
(additional 2:1 divider in prescaler mode). This alternate possibility runs the C161PI at a
lower frequency (depending on the programmed slow down factor) and thus greatly
reduces its power consumption.
Figure 6-4
Frequency Control Paths
The internal operation of the C161PI is controlled by the internal CPU clock f
CPU. Both
edges of the CPU clock can trigger internal (e.g. pipeline) or external (e.g. bus cycles)
operations (see figure below).
Configuration
Software
PLL
SDD
2:1
Oscillator clock
CPU clock
f
CPU
f
OSC
OWD



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com