Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

C161 Datasheet(PDF) 123 Page - Infineon Technologies AG

Part # C161
Description  16-Bit Single-Chip Microcontroller
PDF  400 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

C161 Datasheet(HTML) 123 Page - Infineon Technologies AG

Back Button C161 Datasheet HTML 119Page - Infineon Technologies AG C161 Datasheet HTML 120Page - Infineon Technologies AG C161 Datasheet HTML 121Page - Infineon Technologies AG C161 Datasheet HTML 122Page - Infineon Technologies AG C161 Datasheet HTML 123Page - Infineon Technologies AG C161 Datasheet HTML 124Page - Infineon Technologies AG C161 Datasheet HTML 125Page - Infineon Technologies AG C161 Datasheet HTML 126Page - Infineon Technologies AG C161 Datasheet HTML 127Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 123 / 400 page
background image
&3,
&ORFN*HQHUDWLRQ
User’s Manual
6-7
1999-08
The table below lists the possible selections.
The PLL constantly synchronizes to the external clock signal. Due to the fact that the
external frequency is 1/F’th of the PLL output frequency the output frequency may be
slightly higher or lower than the desired frequency. This jitter is irrelevant for longer time
periods. For short periods (1...4 CPU clock cycles) it remains below 4%.
Figure 6-6
PLL Block Diagram
Table 6-1
C161PI Clock Generation Modes
P0.15-13
(P0H.7-5)
CPU Frequency
I
CPU = IOSC * F
External Clock
Input Range
1)
1)
The external clock input range refers to a CPU clock range of 10...25 MHz.
Notes
1 1 1
I
OSC * 4
2.5 to 6.25 MHz
Default configuration
1 1 0
I
OSC * 3
3.33 to 8.33 MHz
10 1
I
OSC * 2
5 to 12.5 MHz
1 0 0
I
OSC * 5
2 to 5 MHz
0 1 1
I
OSC * 1
1 to 25 MHz
Direct drive
2)
2)
The maximum frequency depends on the duty cycle of the external clock signal. In emulation mode pin P0.15
(P0H.7) is inverted, i.e. the configuration ’111’ would select direct drive in emulation mode.
0 1 0
I
OSC * 1.5
6.66 to 16.6 MHz
0 0 1
I
OSC / 2
2 to 50 MHz
CPU clock via prescaler
0 0 0
I
OSC * 2.5
4 to 10 MHz
PLL Circuit
f
PLL = F * fIN
reset
sleep
F
Reset
PWRDN
ISNC /
f
PLL
f
IN
f
CPU
lock
CLKCFG
(RP0H.7-5)
OWD
CLKCON
XP3INT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com