DS3172 datasheet(129/232 Pages) DALLAS

129 / 232 page

DS3171/DS3172/DS3173/DS3174

129 of 231

Bit 0: Reset (RST). When this bit is set, all of the internal data path and status and control registers (except this

RST bit), on all of the ports, will be reset to their default state. This bit must be set high for a minimum of 100ns.

See the Reset and Power-Down section in Section 10.3.

0 = Normal operation

1 = Force all internal registers to their default values

GL.CR2

Global Control Register 2

004h

Bit #

Name

G8KRS2

G8KRS1

G8KRS0

G8K0S

G8KIS

Default

Bit #

Name

CLAD3

CLAD2

CLAD1

CLAD0

Default

Bits 12 to 10: Global 8KHz Reference Source [2:0] (G8KRS[2:0]). These bits determine the source for the

internally generated 8 kHz reference as well as the internal one second reference, which is derived from the Global

8 kHz reference. The source is selected from one of the CLAD clocks or from one of the port 8KREF clock sources.

These bits are ignored when the G8KIS bit = 1.

Table 10-12. Global 8 kHz Reference Source Table

GL.CR2.

G8KIS

GL.CR2.

G8KRS[2:0]

Source

000

None, the 8KHZ divider is disabled.

001

Derived from CLAD DS3 clock output or CLKA pin if CLAD is

disabled. (Note: CLAD is disabled after reset)

010

Derived from CLAD E3 clock output or CLKB pin if CLAD is

disabled

011

Derived from CLAD STS-1 clock output or CLKC pin if CLAD

is disabled

100

Port 1 8KREF source selected by P8KRS[1:0]

101

Port 2 8KREF source selected by P8KRS[1:0]

110

Port 3 8KREF source selected by P8KRS[1:0]

111

Port 4 8KREF source selected by P8KRS[1:0]

XXX

GPIO4 pin

Bit 9: Global 8KHz Reference Output Select (G8KOS). This bit determines whether GPIO2 pin is used for the

global 8KREFO output signal, or is used as specified by GL.GIOCR.GPIO2S[1:0].

0 = GPIO2 pin mode selected by GL.GIOCR.GPIO2S[1:0]

1 = GPIO2 is the global 8KREFO output signal selected by GL.CR2.8KRS[2:0]

Bit 8: Global 8KHz Reference Input Select (G8KIS). This bit determines whether GPIO4 pin is used for the global

8KREFI input signal, or is used as specified by GL.GIOCR.GPIO4S[1:0]. G8KREFI signal will be low if not

selected. Global 8KREF pin signal will be low if not selected.

0 = GPIO4 pin mode selected by GL.GIOCR.GPIO4S[1:0]

1 = GPIO4 is the global 8KREFI input signal for one second timer and ports to use

Bits 3 to 0: CLAD IO Mode [3:0] (CLAD[3:0]). These bits control the CLAD clock IO pins CLKA, CLKB and CLKC.

Note: These bits control which clock is used to recover the RX Clock from the line in the LIU.

DS3172 Datasheet(PDF) 129 Page - Dallas Semiconductor

DS3172 Datasheet(HTML) 129 Page - Dallas Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL