SC3200 datasheet(266/447 Pages) AMD

266 / 447 page

266

AMD Geode™ SC3200 Processor Data Book

Core Logic Module - SMI Status and ACPI Registers - Function 1

Revision 5.1

SLP_EN (Sleep Enable). (Write Only) Allow the system to sequence into the sleeping state associated with the SLP_TYPx

(bits [12:10]).

0: Disable.

1: Enable.

This is a write only bit and reads of this bit always return a 0.

The ACPI state machine always waits for an SMI (any SMI) to be generated and serviced before transitioning into a Sleep

state.

If F1BAR1+I/O Offset 18h[9] = 1, an SMI is generated when SLP_EN is set.

Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[2].

Second level SMI status is reported at F1BAR0+I/O Offset 20h/22h[2].

12:10

SLP_TYPx (Sleep Type). Defines the type of Sleep state the system enters when SLP_EN (bit 13) is set.

000: Sleep State S0 (Full on)

100: Sleep State SL4

001: Sleep State SL1

101: Sleep State SL5 (Soft off)

010: Sleep State SL2

110: Reserved

011: Sleep State SL3

111: Reserved

9:3

Reserved. Set to 0.

GBL_RLS (Global Release). (Write Only) This write only bit is used by ACPI software to raise an event to the BIOS soft-

ware (i.e., it generates an SMI to pass execution control to the BIOS).

0: Disable.

1: Enable.

This is a write only bit and reads of this bit always return a 0.

To generate an SMI, ACPI software writes the GBL_RLS bit which in turn sets the BIOS_STS bit (F1BAR1+I/O Offset

0Eh[0]) and raises a PME. For the PME to generate an SMI, set BIOS_EN (F1BAR1+I/O Offset 0Fh[0] to 1).

The top level SMI status is reported at F1BAR0+I/O offset 00h/02h.

Second level status is at F1BAR0+I/O Offset 22h[5].

BM_RLD (Bus Master RLD). If the processor is in the C3 state and a bus master request is generated, force the processor

to transition to the C0 state.

0: Disable.

1: Enable

SCI_EN (System Control Interrupt Enable). Globally selects power management events (PMEs) reported in PM1A_STS

and GPE0_STS (F1BAR1+I/O Offset 08h and 10h) to be either an SCI or SMI type of interrupt.

0: APM Mode, generates an SMI and status is reported at F1BAR0+I/O Offset 00h/02h[0].

1: ACPI Mode, generates an SCI if the corresponding PME enable bit is set and status is reported at F1BAR1+I/O Offset

08h and 10h.

Note:

This bit enables the ACPI state machine.

Offset 0Eh

ACPI_BIOS_STS Register (R/W)

Reset Value: 00h

7:1

Reserved. Must be set to 0.

BIOS_STS (BIOS Status Release). When 1 is written to the GLB_RLS bit (F1BAR1+I/O Offset 0Ch[2]), this bit is also set

to 1.

Write 1 to clear.

Table 6-34. F1BAR1+I/O Offset: ACPI Support Registers (Continued)

Bit

Description

SC3200 Datasheet(PDF) 266 Page - Advanced Micro Devices

SC3200 Datasheet(HTML) 266 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL