Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

SC3200 Datasheet(PDF) 149 Page - Advanced Micro Devices

Part # SC3200
Description  AMD GEODE-TM SC3200 PROCESSOR
PDF  447 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMD [Advanced Micro Devices]
Direct Link  http://www.amd.com
Logo AMD - Advanced Micro Devices

SC3200 Datasheet(HTML) 149 Page - Advanced Micro Devices

Back Button SC3200 Datasheet HTML 145Page - Advanced Micro Devices SC3200 Datasheet HTML 146Page - Advanced Micro Devices SC3200 Datasheet HTML 147Page - Advanced Micro Devices SC3200 Datasheet HTML 148Page - Advanced Micro Devices SC3200 Datasheet HTML 149Page - Advanced Micro Devices SC3200 Datasheet HTML 150Page - Advanced Micro Devices SC3200 Datasheet HTML 151Page - Advanced Micro Devices SC3200 Datasheet HTML 152Page - Advanced Micro Devices SC3200 Datasheet HTML 153Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 149 / 447 page
background image
AMD Geode™ SC3200 Processor Data Book
149
SuperI/O Module
Revision 5.1
Table 5-42. Bank 0 Bit Map
Register
Bits
Offset
Name
76
54
32
10
00h
RXD
RXD[7:0] (Receiver Data Bits)
TXD
TXD[7:0] (Transmitter Data Bits)
01h
IER1
RSVD
MS_IE
LS_IE
TXLDL_IE
RXHDL_IE
IER2
RSVD
TXEMP_IE
RSVD3/
DMA_IE4
MS_IE
LS_IE
TXLDL_IE
RXHDL_IE
02h
EIR1
FEN[1:0]
RSVD
RXFT
IPR1
IPR0
IPF
EIR2
RSVD
TXEMP_EV
RSVD 3/
DMA_EV 4
MS_EV
LS_EV or
TXHLT_EV
TXLDL_EV
RXHDL_EV
FCR
RXFTH[1:0]
TXFTH[1:0]
RSVD
TXSR
RXSR
FIFO_EN
03h
LCR
5
BKSE
SBRK
STKP
EPS
PEN
STB
WLS[1:0]
BSR5
BKSE
BSR[6:0] (Bank Select)
04h
MCR1
RSVD
LOOP
ISEN or
DCDLP
RILP
RTS
DTR
MCR2
RSVD
TX_DFR
RSVD
RTS
DTR
05h
LSR
ER_INF
TXEMP
TXRDY
BRK
FE
PE
OE
RXDA
06h
MSR
DCD
RI
DSR
CTS
DDCD
TERI
DDSR
DCTS
07h
SPR1
Scratch Data
ASCR2
RSVD
TXUR4
RXACT4
RXWDG4
RSVD
S_OET4
RSVD
RXF_TOUT
1.
Non-Extended Mode.
2.
Extended Mode.
3.
In SP1 only.
4.
In SP2 only.
5.
When bit 7 of this register is set to 1, bits [6:0] of BSR select the bank, as shown in Table 5-38 on page 148.
Table 5-43. Bank 1 Bit Map
Register
Bits
Offset
Name
76
54
32
10
00h
LBGD(L)
LBGD[7:0] (Low Byte)
01h
LBGD(H)
LBGD[15:8] (High Byte)
02h
RSVD
Reserved
03h
LCR
1
BKSE
SBRK
STKP
EPS
PEN
STB
WLS[1:0]
BSR1
BKSE
BSR[6:0] (Bank Select)
04h-07h
RSVD
Reserved
1.
When bit 7 of this register is set to 1, bits [6:0] of BSR select the bank, as shown in Table 5-38 on page 148.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com