Electronic Components Datasheet Search
  English  ▼

X  

SC3200 Datasheet(PDF) 151 Page - Advanced Micro Devices

Part # SC3200
Description  AMD GEODE-TM SC3200 PROCESSOR
PDF  447 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMD [Advanced Micro Devices]
Direct Link  http://www.amd.com
Logo AMD - Advanced Micro Devices

SC3200 Datasheet(HTML) 151 Page - Advanced Micro Devices

Back Button SC3200 Datasheet HTML 147Page - Advanced Micro Devices SC3200 Datasheet HTML 148Page - Advanced Micro Devices SC3200 Datasheet HTML 149Page - Advanced Micro Devices SC3200 Datasheet HTML 150Page - Advanced Micro Devices SC3200 Datasheet HTML 151Page - Advanced Micro Devices SC3200 Datasheet HTML 152Page - Advanced Micro Devices SC3200 Datasheet HTML 153Page - Advanced Micro Devices SC3200 Datasheet HTML 154Page - Advanced Micro Devices SC3200 Datasheet HTML 155Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 151 / 447 page
background image
AMD Geode™ SC3200 Processor Data Book
151
SuperI/O Module
Revision 5.1
5.8.3
IR Communications Port (IRCP) / Serial
Port 3 (SP3) Functionality
This section describes the IRCP/SP3 support registers.
The IRCP/SP3 functional block provides advanced, versa-
tile serial communications features with IR capabilities.
The IRCP/SP3 also supports two DMA channels; the func-
tional block can use either one or both of them. One chan-
nel is required for IR-based applications, since IR
communication works in half duplex fashion. Two channels
would normally be needed to handle high-speed full duplex
IR based applications.
The IRCP or Serial Port 3 is chosen via bit 6 of the PMR
Register (see Section 4.2 "Multiplexing, Interrupt Selection,
and Base Address Registers" on page 88).
5.8.3.1
IR/SP3 Mode Register Bank Overview
Eight register banks, each containing eight registers, con-
trol IR/SP3 operation. All registers use the same 8-byte
address space to indicate offsets 00h through 07h. The
BSR register selects the active bank and is common to all
banks. See Figure 5-19.
5.8.3.2
IRCP/SP3 Register and Bit Maps
The tables in this subsection provide register and bit maps
for Banks 0 through 7.
Figure 5-19. IRCP/SP3 Register Bank
Architecture
Bank 0
Bank 1
Bank 2
Bank 3
Bank 4
Bank 5
Bank 6
Bank 7
Offset 07h
Offset 06h
Offset 05h
Offset 04h
LCR/BSR
Offset 02h
Offset 01h
Offset 00h
Common
Register
Throughout
All Banks
Table 5-46. Bank 0 Register Map
Offset
Type
Name
00h
RO
RXD. Receive Data Port
W
TXD. Transmit Data Port
01h
R/W
IER. Interrupt Enable
02h
RO
EIR. Event Identification
R/W
FCR. FIFO Control
03h
W
LCR1. Link Control
R/W
BSR1. Bank Select
04h
R/W
MCR. Modem/Mode Control
05h
R/W
LSR. Link Status
06h
R/W
MSR. Modem Status
07h
R/W
SPR. Scratchpad
R/W
ASCR. Auxiliary Status and Control
1.
When bit 7 of this register is set to 1, bits [6:0] of BSR select the bank, as shown in Table 5-47.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com