SC3200 datasheet(166/447 Pages) AMD

166 / 447 page

166

AMD Geode™ SC3200 Processor Data Book

Core Logic Module

Revision 5.1

6.2.5.5

ISA DMA

DMA transfers occur between ISA I/O peripherals and sys-

tem memory (i.e., not available externally). The data width

can be either 8 or 16 bits. Out of the seven DMA channels

available, four are used for 8-bit transfers while the remain-

ing three are used for 16-bit transfers. One byte or WORD

is transferred in each DMA cycle.

Note:

The Core Logic module does not support DMA

transfers to ISA memory.

The ISA DMA device initiates a DMA request by asserting

one of the DRQ[7:5, 3:0] signals. When the Core Logic

module receives this request, it sends a bus grant request

to the PCI arbiter. After the PCI bus has been granted, the

respective DACK# is driven active.

The Core Logic module generates PCI memory read or

write cycles in response to a DMA cycle. Figure 6-4 and

Figure 6-5 are examples of DMA memory read and mem-

ory write cycles. Upon detection of the DMA controller’s

MEMR# or MEMW# active, the Core Logic module starts

the PCI cycle, asserts FRAME#, and negates an internal

IOCHRDY. This assures the DMA cycle does not complete

before the PCI cycle has provided or accepted the data.

IOCHRDY is internally asserted when IRDY# and TRDY#

are sampled active.

Figure 6-4. ISA DMA Read from PCI Memory

Figure 6-5. ISA DMA Write to PCI Memory

PCICLK

ISACLK

MEMR#

IOW#

FRAME#

AD[31:0]

IRDY#

TRDY#

SD[15:0]

IOCHRDY

PCICLK

ISACLK

MEMW#

IOR#

FRAME#

AD[31:0]

IRDY#

TRDY#

SD[15:0]

IOCHRDY

SC3200 Datasheet(PDF) 166 Page - Advanced Micro Devices

SC3200 Datasheet(HTML) 166 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL