Electronic Components Datasheet Search
  English  ▼

X  

CS47L85 Datasheet(PDF) 132 Page - Cirrus Logic

Part # CS47L85
Description  Low-Power Smart Codec with Seven DSP Cores, Voice and Media Enhancement, and Integrated Sensor Hub
PDF  370 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS47L85 Datasheet(HTML) 132 Page - Cirrus Logic

Back Button CS47L85 Datasheet HTML 128Page - Cirrus Logic CS47L85 Datasheet HTML 129Page - Cirrus Logic CS47L85 Datasheet HTML 130Page - Cirrus Logic CS47L85 Datasheet HTML 131Page - Cirrus Logic CS47L85 Datasheet HTML 132Page - Cirrus Logic CS47L85 Datasheet HTML 133Page - Cirrus Logic CS47L85 Datasheet HTML 134Page - Cirrus Logic CS47L85 Datasheet HTML 135Page - Cirrus Logic CS47L85 Datasheet HTML 136Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 132 / 370 page
background image
CS47L85
132
Rev 4.3
REGISTER ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
DSP1 Base Address = R1048064 (0FFE00h)
DSP2 Base Address = R1572352 (17FE00h)
DSP3 Base Address = R2096640 (1FFE00h)
DSP4 Base Address = R2620928 (27FE00h)
DSP5 Base Address = R3145216 (2FFE00h)
DSP6 Base Address = R3669504 (37FE00h)
DSP7 Base Address = R4193792 (3FFE00h)
base address
DSPn_Config_1
18:16
DSPn_CLK_SEL [2:0]
000
DSPn Clock Frequency Select
000=5.5MHz to 9.375MHz
001=9.375MHz to 18.75MHz
010=18.75MHz to 37.5MHz
011=37.5MHz to 75MHz
100=75MHz to 150MHz
All other codes are Reserved
[DSP6, DSP7]
– valid codes are 000
to 011 only.
Note that, because DSPCLK could be
any frequency (within the valid
ranges), it is not possible to quote
exact frequencies in this register
definition.
The DSPn Clock must be less than or
equal to the DSPCLK frequency. The
exact frequency will be derived as
DSPCLK divided by 1, 2, 4, 8, or 16.
4
DSPn_MEM_ENA
0
DSPn Memory Control
0 = Disabled
1 = Enabled
The DSPn memory contents are lost
when DSPn_MEM_ENA=0. Note that
this bit is not affected by Software
Reset; it will remain in its previous
condition.
[DSP6 only]
– This bit has no
function; DSP6 memory is enabled at
all times.
1
DSPn_CORE_ENA
0
DSPn Enable
Controls the DSPn firmware execution
0 = Disabled
1 = Enabled
0
DSPn_START
DSPn Start
Write ‘1’ to Start DSPn firmware
execution
base address +06h
DSPn_Status_2
31:16
DSPn_DUALMEM_COLLISI
ON_ADDR [15:0]
0000h
DSPn Dual Memory Collision Address
In the event of a DSPn memory
access collision, this field will report
the address at which the collision
occurred.
The address is defined relative to the
base address of the shared data
memory. The LSB represents one 24-
bit DSP memory word.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com