Electronic Components Datasheet Search
  English  ▼

X  

CS47L85 Datasheet(PDF) 298 Page - Cirrus Logic

Part # CS47L85
Description  Low-Power Smart Codec with Seven DSP Cores, Voice and Media Enhancement, and Integrated Sensor Hub
PDF  370 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS47L85 Datasheet(HTML) 298 Page - Cirrus Logic

Back Button CS47L85 Datasheet HTML 294Page - Cirrus Logic CS47L85 Datasheet HTML 295Page - Cirrus Logic CS47L85 Datasheet HTML 296Page - Cirrus Logic CS47L85 Datasheet HTML 297Page - Cirrus Logic CS47L85 Datasheet HTML 298Page - Cirrus Logic CS47L85 Datasheet HTML 299Page - Cirrus Logic CS47L85 Datasheet HTML 300Page - Cirrus Logic CS47L85 Datasheet HTML 301Page - Cirrus Logic CS47L85 Datasheet HTML 302Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 298 / 370 page
background image
CS47L85
298
Rev 4.3
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
ync_clock
7:3
OPCLK_ASYNC_
DIV [4:0]
00h
OPCLK_ASYNC Divider
02h = Divide by 2
04h = Divide by 4
06h = Divide by 6
… (even numbers only)
1Eh = Divide by 30
Note that only even numbered divisions
(2, 4, 6, etc.) are valid selections.
All other codes are Reserved when the
OPCLK_ASYNC signal is enabled.
2:0
OPCLK_ASYNC_
SEL [2:0]
000
OPCLK_ASYNC Source Frequency
000 = 6.144MHz (5.6448MHz)
001 = 12.288MHz (11.2896MHz)
010 = 24.576MHz (22.5792MHz)
011 = 49.152MHz (45.1584MHz)
All other codes are Reserved
The frequencies in brackets apply for
44.1kHz-related ASYNCCLK rates only
(i.e., ASYNC_SAMPLE_RATE_n =
01XXX).
The OPCLK_ASYNC Source Frequency
must be less than or equal to the
ASYNCCLK frequency.
R334
(014Eh)
Clock_Ge
n_Pad_Ctr
l
8
MCLK2_PD
0
MCLK2 Pull-Down Control
0 = Disabled
1 = Enabled
7
MCLK1_PD
0
MCLK1 Pull-Down Control
0 = Disabled
1 = Enabled
R338
(0152h)
Rate_Esti
mator_1
4
TRIG_ON_STAR
TUP
0
Automatic Sample Rate Detection Start-
Up select
0 = Do not trigger Write Sequence on
initial detection
1 = Always trigger the Write Sequencer on
sample rate detection
3:1
LRCLK_SRC
[2:0]
000
Automatic Sample Rate Detection source
000 = AIF1LRCLK
001 = Reserved
010 = AIF2LRCLK
011 = Reserved
100 = AIF3LRCLK
101 = Reserved
110 = AIF4LRCLK
111 = Reserved
0
RATE_EST_ENA
0
Automatic Sample Rate Detection control
0 = Disabled
1 = Enabled
R339
(0153h)
Rate_Esti
mator_2
4:0
SAMPLE_RATE_
DETECT_A [4:0]
00h
Automatic Detection Sample Rate A
(Up to four different sample rates can be
configured for automatic detection.)
Register coding is same as
SAMPLE_RATE_n.
R340
(0154h)
Rate_Esti
mator_3
4:0
SAMPLE_RATE_
DETECT_B [4:0]
00h
Automatic Detection Sample Rate B
(Up to four different sample rates can be
configured for automatic detection.)
Register coding is same as
SAMPLE_RATE_n.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com