Electronic Components Datasheet Search
  English  ▼

X  

CS47L85 Datasheet(PDF) 300 Page - Cirrus Logic

Part # CS47L85
Description  Low-Power Smart Codec with Seven DSP Cores, Voice and Media Enhancement, and Integrated Sensor Hub
PDF  370 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS47L85 Datasheet(HTML) 300 Page - Cirrus Logic

Back Button CS47L85 Datasheet HTML 296Page - Cirrus Logic CS47L85 Datasheet HTML 297Page - Cirrus Logic CS47L85 Datasheet HTML 298Page - Cirrus Logic CS47L85 Datasheet HTML 299Page - Cirrus Logic CS47L85 Datasheet HTML 300Page - Cirrus Logic CS47L85 Datasheet HTML 301Page - Cirrus Logic CS47L85 Datasheet HTML 302Page - Cirrus Logic CS47L85 Datasheet HTML 303Page - Cirrus Logic CS47L85 Datasheet HTML 304Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 300 / 370 page
background image
CS47L85
300
Rev 4.3
BCLK AND LRCLK CONTROL
The digital audio interfaces (AIF1, AIF2, AIF3 and AIF4) use BCLK and LRCLK signals for synchronisation. In master mode,
these are output signals, generated by the CS47L85. In slave mode, these are input signals to the CS47L85. It is also
possible to support mixed master/slave operation.
The BCLK and LRCLK signals are controlled as illustrated in Figure 75
. See the “Digital Audio Interface Control” section for
further details of the relevant control registers.
Note that the BCLK and LRCLK signals are synchronised to SYSCLK or ASYNCLK, depending upon the applicable clocking
domain for the respective interface.
See “Digital Core” for further details.
AIF1_BCLK_FREQ [4:0]
f/N
AIF1BCLK
AIF1LRCLK
AIF1_BCPF [12:0]
SYSCLK
MASTER
MODE
CLOCK
OUTPUTS
f/N
AIF1_BCLK_MSTR
AIF1_LRCLK_MSTR
AIF2_BCLK_FREQ [4:0]
f/N
AIF2BCLK
AIF2LRCLK
AIF2_BCPF [12:0]
MASTER
MODE
CLOCK
OUTPUTS
f/N
AIF2_BCLK_MSTR
AIF2_LRCLK_MSTR
AIF3_BCLK_FREQ [4:0]
f/N
AIF3BCLK
AIF3LRCLK
AIF3_BCPF [12:0]
MASTER
MODE
CLOCK
OUTPUTS
f/N
AIF3_BCLK_MSTR
AIF3_LRCLK_MSTR
ASYNCCLK
The clock reference for each AIF is SYSCLK or ASYNCCLK
AIFn is clocked from SYSCLK if AIFn_RATE < 1000
AIFn is clocked from ASYNCCLK if AIFn_RATE >= 1000
(see note below)
(see note below)
(see note below)
AIF4_BCLK_FREQ [4:0]
f/N
AIF4BCLK
AIF4LRCLK
AIF4_BCPF [12:0]
MASTER
MODE
CLOCK
OUTPUTS
f/N
AIF4_BCLK_MSTR
AIF4_LRCLK_MSTR
(see note below)
Figure 75 BCLK and LRCLK Control
CONTROL INTERFACE CLOCKING
Register map access is possible with or without a system clock - there is no requirement for SYSCLK, or any other system
clock, to be enabled when accessing the register map.
See “Control Interface” for further details of control register access.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com