CS48L32 datasheet(64/192 Pages) CIRRUS

64 / 192 page

Cirrus Logic

DS1219F4

CS48L32

4.3 Digital Core

Figure 4-25. Digital-Core PWM Generator

The PWM1 and PWM2 mixer control fields (see Fig. 4-25) are located at addresses 0x8080 through 0x809C.

The full list of digital mixer control registers (0x8080–0x907C) is provided in Section 6. Generic register field definitions

are provided in Table 4-10.

The x_SRCn fields select the input sources for the respective mixers. Note that the selected input sources must be

configured for the same sample rate as the mixer to which they are connected. Sample-rate conversion functions are

available to support flexible interconnectivity; see Section 4.3.12.

The PWM sample rate (cycle time) is configured using PWM_RATE. See Table 4-21. Note that sample-rate conversion is

required when linking the PWM generators to any signal chain that is configured for a different sample rate.

The PWM_RATE field must not be changed if any of the associated x_SRCn fields is nonzero. The associated x_SRCn

fields must be cleared before writing a new value to PWM_RATE. A minimum delay of 125

s must be allowed between

clearing the x_SRCn fields and writing to PWM_RATE. See Table 4-21 for details.

The PWM generators are enabled by setting PWM1_EN and PWM2_EN, respectively, as described in Table 4-20.

Under default conditions (PWMn_OVD = 0), the duty cycle of the PWM generators is controlled by an audio signal path;

a 4-input mixer is associated with each PWM generator, as shown in Fig. 4-25.

When the PWMn_OVD bit is set, the duty cycle of the respective PWM generator is set to a fixed ratio; in this case, the

duty cycle ratio is configurable using the PWMn_LVL fields.

The PWM generator clock frequency is selected using PWM_CLK_SEL. For best performance, the highest available

setting should be used. Note that the PWM generator clock must not be set to a higher frequency than SYSCLK.

PWM1MIX_VOL2

PWM1MIX_VOL3

PWM1MIX_VOL4

PWM1MIX_VOL1

GPIO

(GPn_FN = 0x080)

PWM1

PWM2MIX_VOL2

PWM2MIX_VOL3

PWM2MIX_VOL4

PWM2MIX_VOL1

GPIO

(GPn_FN = 0x081)

PWM2

If PWMn_OVD = 0, the PWM duty cycle is controlled by the respective digital audio mixer .

If PWMn_OVD = 1, the PWM duty cycle is set by PWMn _LVL.

PWM sample rate and clocking frequency are selected using PWM _RATE and PWM_CLK_SEL.

PWM1_SRC1

PWM1_SRC3

PWM1_SRC4

PWM1_SRC2

PWM2_SRC1

PWM2_SRC3

PWM2_SRC4

PWM2_SRC2

…

x_SRCn p. 45

x_VOLn p. 45

PWM_RATE[4:0] p. 68

PWM_CLK_SEL[2:0] p. 65

PWM1_EN p. 65

PWM1_OVD p. 65

PWM1_LVL[9:0] p. 65

PWM2_EN p. 65

PWM2_OVD p. 65

PWM2_LVL[9:0] p. 65

CS48L32 Datasheet(PDF) 64 Page - Cirrus Logic

CS48L32 Datasheet(HTML) 64 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL