Electronic Components Datasheet Search
  English  ▼

X  

CS48L32 Datasheet(PDF) 20 Page - Cirrus Logic

Part # CS48L32
Description  Low-Power Audio DSP with Microphone Interface
PDF  192 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS48L32 Datasheet(HTML) 20 Page - Cirrus Logic

Back Button CS48L32 Datasheet HTML 16Page - Cirrus Logic CS48L32 Datasheet HTML 17Page - Cirrus Logic CS48L32 Datasheet HTML 18Page - Cirrus Logic CS48L32 Datasheet HTML 19Page - Cirrus Logic CS48L32 Datasheet HTML 20Page - Cirrus Logic CS48L32 Datasheet HTML 21Page - Cirrus Logic CS48L32 Datasheet HTML 22Page - Cirrus Logic CS48L32 Datasheet HTML 23Page - Cirrus Logic CS48L32 Datasheet HTML 24Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 192 page
background image
20
Cirrus Logic
DS1219F4
CS48L32
3 Characteristics and Specifications
Table 3-20. JTAG Interface Timing
Test conditions (unless specified otherwise): CLOAD = 25 pF (output pins); TCK slew (20%–80%) = 5ns; with the exception of the conditions noted,
the following electrical characteristics are valid across the full range of recommended operating conditions.
Parameter 1
1.JTAG Interface timing
Symbol
Minimum
Typical
Maximum
Units
TCK cycle time
TCCY
50
—
—
ns
TCK pulse width high
TCCH
20
—
—
ns
TCK pulse width low
TCCL
20
—
—
ns
TMS setup time to TCK rising edge
TMSU
1—
—
ns
TMS hold time from TCK rising edge
TMH
2—
—
ns
TDI setup time to TCK rising edge
TDSU
1—
—
ns
TDI hold time from TCK rising edge
TDH
2—
—
ns
TDO propagation delay from TCK falling edge
TDD
0—
17
ns
TRST setup time to TCK rising edge
TRSU
3—
—
ns
TRST hold time from TCK rising edge
TRH
3—
—
ns
TRST pulse-width low
—
20
—
—
ns
Table 3-21. Typical Signal Latency
Test conditions (unless specified otherwise):
VDD_IO = VDD_CP = VDD_A = 1.8 V, VDD_D = VDD_FLL = 1.2 V; VOUT_MIC = Off (CP2 and LDO2 disabled); TA = +25ºC; Fs = 48 kHz; 24-bit audio
data, I2S Slave Mode.
Operating Configuration
Latency (
s)
ADC to ASP path—analog input (INn) to digital output (ASPn) 1
1.Digital core high-pass filter is included in the signal path.
192 kHz input, 192 kHz output, Synchronous
96 kHz input, 96 kHz output, Synchronous
48 kHz input, 48 kHz output, Synchronous
44.1 kHz input, 44.1 kHz output, Synchronous
16 kHz input, 16 kHz output, Synchronous
8 kHz input, 8 kHz output, Synchronous
8 kHz input, 48 kHz output, Isochronous 2
16 kHz input, 48 kHz output, Isochronous 2
2.Signal is routed via the ISRC function in the isochronous cases only.
50
100
195
215
560
1170
1700
865
TCK
(input)
tCCH
tCCL
tCCY
TDI
(input)
tDSU
tDH
TMS
(input)
tMSU
tMH
TDO
(output)
tDD
TRST
(input)
tRSU
tRH



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com