Electronic Components Datasheet Search
  English  ▼

X  

CS48L32 Datasheet(PDF) 11 Page - Cirrus Logic

Part # CS48L32
Description  Low-Power Audio DSP with Microphone Interface
PDF  192 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS48L32 Datasheet(HTML) 11 Page - Cirrus Logic

Back Button CS48L32 Datasheet HTML 7Page - Cirrus Logic CS48L32 Datasheet HTML 8Page - Cirrus Logic CS48L32 Datasheet HTML 9Page - Cirrus Logic CS48L32 Datasheet HTML 10Page - Cirrus Logic CS48L32 Datasheet HTML 11Page - Cirrus Logic CS48L32 Datasheet HTML 12Page - Cirrus Logic CS48L32 Datasheet HTML 13Page - Cirrus Logic CS48L32 Datasheet HTML 14Page - Cirrus Logic CS48L32 Datasheet HTML 15Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 192 page
background image
11
Cirrus Logic
DS1219F4
CS48L32
3 Characteristics and Specifications
Table 3-9. Digital Input/Output
The following electrical characteristics are valid across the full range of recommended operating conditions.
Parameter
Minimum
Typical
Maximum
Units
Digital I/O (except
INn_PDMDATA and
INn_PDMCLK) 1
1.Note that digital input pins should not be left floating. Undriven digital inputs can be held at Logic 0 or Logic 1 levels using pull resistors or bus-keeper
circuits if required.
Input HIGH level
VVDD_IO = 1.71–1.98 V
VVDD_IO = 2.25–2.75 V
VVDD_IO = 2.97–3.6 V
0.75
VVDD_IO
0.8
VVDD_IO
0.7
VVDD_IO
—
—
—
—
—
—
V
Input LOW level
VVDD_IO = 1.71–1.98 V
VVDD_IO = 2.25–2.75 V
VVDD_IO = 2.97–3.6 V
—
—
—
—
—
—
0.3
VVDD_IO
0.25
VVDD_IO
0.2
VVDD_IO
V
Output HIGH level (IOH =1 mA)
VVDD_IO = 1.71–1.98 V
VVDD_IO = 2.25–2.75 V
VVDD_IO = 2.97–3.6 V
0.75
VVDD_IO
0.65
VVDD_IO
0.7
VVDD_IO
—
—
—
—
—
—
V
Output LOW level (IOL = –1mA)
VVDD_IO = 1.71–1.98 V
VVDD_IO = 2.25–2.75 V
VVDD_IO = 2.97–3.6 V
—
—
—
—
—
—
0.25
VVDD_IO
0.3
VVDD_IO
0.15
VVDD_IO
V
Input capacitance
—
—
5
pF
Input leakage
–10
—
10
A
Pull-up/pull-down resistance (where applicable)
35
—
55
k
DMIC I/O
(INn_PDMDATA and
INn_PDMCLK) 1,2
2.INn_PDMDATA and INn_PDMCLK are referenced to a selectable supply, VSUP, according to the INn_PDM_SUP fields.
INn_PDMDATA input HIGH level
0.65
 VSUP
——
V
INn_PDMDATA input LOW level
—
—
0.35
 VSUP
V
INn_PDMCLK output HIGH level
IOH = 1 mA
0.8
 VSUP
——
V
INn_PDMCLK output LOW level
IOL = –1 mA
—
0.2
 VSUP
V
Input capacitance
—
25
pF
Input leakage
–1
—
1
A
GPIOn
Clock output frequency
GPIO pin as OPCLK or FLL output
—
—
50
MHz



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com