Electronic Components Datasheet Search
  English  ▼

X  

PCA9420 Datasheet(PDF) 29 Page - NXP Semiconductors

Part # PCA9420
Description  Power management IC for low-power microcontroller applications
PDF  87 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCA9420 Datasheet(HTML) 29 Page - NXP Semiconductors

Back Button PCA9420 Datasheet HTML 25Page - NXP Semiconductors PCA9420 Datasheet HTML 26Page - NXP Semiconductors PCA9420 Datasheet HTML 27Page - NXP Semiconductors PCA9420 Datasheet HTML 28Page - NXP Semiconductors PCA9420 Datasheet HTML 29Page - NXP Semiconductors PCA9420 Datasheet HTML 30Page - NXP Semiconductors PCA9420 Datasheet HTML 31Page - NXP Semiconductors PCA9420 Datasheet HTML 32Page - NXP Semiconductors PCA9420 Datasheet HTML 33Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 87 page
background image
NXP Semiconductors
PCA9420
Power management IC for low-power microcontroller applications
Bit
Symbol
Default value Type
Function
1
WD_TIMER
0
W/C
Watchdog Timer Expiration Interrupt
0: The watchdog timer expiration has not happened since the last time
this bit was cleared.
1: The watchdog timer expiration has happened since the last time this
bit was cleared.
0
IN_PWR
0
W/C
Input Voltage Interrupt
0: The IN_PWR bit has not changed since the last time this bit was
cleared.
1: The IN_PWR bit has changed since the last time this bit was
cleared.
Table 11. Sub_INT0 register bit description...continued
9.5.4 Sub level interrupt_0 mask (Sub_INT0_Mask, address 03h)
This is a READ AND WRITE register.
Bit
Symbol
Default
value
Type
Function
7
RSVD
0
R/W
Reserved bit
6
RSVD
0
R/W
Reserved bit
5
ON_PUSH_INT_MASK
1
R/W
ON Key falling interrupt mask bit
0: Not Masked
1: Masked
4
TEMP_PREWARNING_MASK
1
R/W
Die temp pre-warning interrupt mask bit
0: Not Masked
1: Masked
3
THEM_SHDN_MASK
1
R/W
Thermal shutdown interrupt mask bit
0: Not Masked
1: Masked
2
ASYS_PREWARNING_MASK
1
R/W
ASYS Pre-Warning Voltage Interrupt Mask bit
0: Not Masked
1: Masked
1
WD_TIMER_MASK
1
R/W
Watchdog Timer Expiration Interrupt Mask bit
0: Not Masked
1: Masked
0
IN_PWR_MASK
1
R/W
Input Voltage Interrupt Mask bit
0: Not Masked
1: Masked
Table 12. Sub_INT0_Mask bit description
9.5.5 Sub level interrupt_1 (Sub_INT1, address 04h)
The sub-level interrupt register contains flags indicating the second-tier interrupt event.
For this register, it contains battery charger related interrupt events. Any of the interrupt
sources of this register trigger the CHG_INT bit on the TOP_INT register as long as they
are unmasked on the Sub_INT1_Mask register.
This is WRITE AND CLEAR register.
PCA9420
All information provided in this document is subject to legal disclaimers.
© 2022 NXP B.V. All rights reserved.
Product data sheet
Rev. 4.0 — 28 November 2022
29 / 87



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com