Electronic Components Datasheet Search
  English  ▼

X  

PCA9420 Datasheet(PDF) 60 Page - NXP Semiconductors

Part # PCA9420
Description  Power management IC for low-power microcontroller applications
PDF  87 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCA9420 Datasheet(HTML) 60 Page - NXP Semiconductors

Back Button PCA9420 Datasheet HTML 56Page - NXP Semiconductors PCA9420 Datasheet HTML 57Page - NXP Semiconductors PCA9420 Datasheet HTML 58Page - NXP Semiconductors PCA9420 Datasheet HTML 59Page - NXP Semiconductors PCA9420 Datasheet HTML 60Page - NXP Semiconductors PCA9420 Datasheet HTML 61Page - NXP Semiconductors PCA9420 Datasheet HTML 62Page - NXP Semiconductors PCA9420 Datasheet HTML 63Page - NXP Semiconductors PCA9420 Datasheet HTML 64Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 60 / 87 page
background image
NXP Semiconductors
PCA9420
Power management IC for low-power microcontroller applications
9.5.43 Mode configuration mode setting 3_3 (MODECFG_3_3, address 31h)
This register contains mode setting 3, part 3 configuration register. This is a READ AND
WRITE register.
Bit
Symbol
Default
value
Type
Function
7
6
WD_TIMER_3 [1:0]
00
R/W
Watchdog timer setting in mode setting 3
00: Watchdog Timer Disabled
01: Watchdog Timer = 16 s
10: Watchdog Timer = 32 s
11: Watchdog Timer = 64 s
5
LDO2_OUT_3_OFFSET
0
R/W
LDO2 output voltage offset selection in mode setting D
0: LDO2 Output Voltage = LDO2_OUT_3_LSB[4:0] + 0 V
1: LDO2 Output Voltage = LDO2_OUT_3_LSB[4:0] + 1.2 V
4
3
2
1
0
LDO2_OUT_3_LSB
[4:0]
01100
R/W
LDO2 default output voltage for mode setting 3 (see below)
Table 74. MODECFG_3_3 register bit description
00000=1.500 V
01001=1.725 V
10010=1.950 V
00001=1.525 V
01010=1.750 V
10011=1.975 V
00010=1.550 V
01011=1.775 V
10100=2.000 V
00011=1.575 V
01100=1.800 V
(default)
10101=2.025 V
00100=1.600 V
01101=1.825 V
10110=2.050 V
00101=1.625 V
01110=1.850 V
10111=2.075 V
00110=1.650 V
01111=1.875 V
11000=2.100 V
00111=1.675 V
10000=1.900 V
11001-11111=2.1 V
01000=1.700 V
10001=1.925 V
Table 75. LDO2 default output voltage for mode setting 3
9.5.44 RESET reason monitoring (RESET_MONITOR, address 71h)
Register 0x71 is accessible by I2C. It can be read to see what event caused the CPU
power cycling by PMIC.
Note that SHIP_EXIT_DONE status is stored outside of the ASYS domain, so that it
survives the ship mode entry/exit. All other bits are cleared by the ship mode entry/exit,
because it cycles the power to the digital core.
PCA9420
All information provided in this document is subject to legal disclaimers.
© 2022 NXP B.V. All rights reserved.
Product data sheet
Rev. 4.0 — 28 November 2022
60 / 87



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com