| Electronic Components Datasheet Search |
|
PD6710 Datasheet(PDF) 19 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
PD6710 Datasheet(HTML) 19 Page - Intel Corporation |
|
19 / 138 page ![]() ISA-to-PC-Card (PCMCIA) Controllers — PD6710/’22 Datasheet 19 SPKR_OUT*/ C_SEL Speaker Out / Chip Select: This I/O pin can be used as a digital output to a speaker to allow a system to support a PC Card’s - SPKR pin for fax/modem/voice and audio. During reset this pin also serves as a chip- configuration input. If the level on this pin is low when PWRGOOD rises, the PD6710 is configured to support cards as a PC Card Socket 2 device, and the PD6722 is configured to support cards as PC Card Socket 2 and Socket 3 devices. If the level on this pin is high when PWRGOOD rises, the PD6710 is configured to support cards as a PC Card Socket 0 device, and the PD6722 is configured to support cards as PC Card Socket 0 and Socket 1 devices. This pin is internally pulled up during reset so that default configuration of the chip as a Socket 0 (and Socket 1 for PD6722) is facilitated. Adhere to the minimum pulse- width timing specification for PWRGOOD to allow the internal pull-up to operate and ensure the default configuration. Refer to “Bit 6 — Socket Index” on page 41 for more information on chip configuration. After reset operations have completed, this pin defaults to high-impedance, and can then be enabled as a totem-pole speaker output by the setting of a card socket’s Speaker Enable bit (Misc Control 1 register, bit 4). This output then becomes the negative polarity XOR of each socket’s BVD2/-SPKR/-LED input that has its Speaker Enable bit set. For a description of socket index values, refer to Table 11. 142 202 1 I/O- PU 4 12 mA CLK Clock: This input is connected to the ISA bus OSC signal. A 14.318-MHz signal is used to derive the internal 25-MHz clock used for all socket timing. Alternately, a 25- MHz clock source can be directly connected and the internal synthesizer bypassed. 102 163 1 I 4 – -VPP_VALID In default mode this is a status input that can be used by software as an indication that the VPP power supply is stable. When the PD6722 is in DMA mode (see Misc Control 2, bit 6), this input is connected to the TC (Terminal Count) signal of the ISA bus. In DMA mode, this signal is active-high. 43 1 I 1 – ISA_VCC System Bus VCC: This supply pin can be set to 3.3 or 5.0 V. The ISA Bus Interface pin group (this table) operates at the voltage applied to this pin independent of the voltage applied to other pin groups. 76, 135 138, 195 2 PWR –– Table 1. ISA Bus Interface Pins (Sheet 4 of 4) Pin Name Description Pin Number Qty. I/O Pwr. Drive PD6710 PD6722 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |