| Electronic Components Datasheet Search |
|
PD6710 Datasheet(PDF) 34 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
PD6710 Datasheet(HTML) 34 Page - Intel Corporation |
|
34 / 138 page ![]() PD6710/’22 — ISA-to-PC-Card (PCMCIA) Controllers 34 Datasheet 4.1.9 Socket Power Management Features Card Removal When a card is removed from a socket, the PD67XX by default automatically disables the VCC and VPP supplies to the socket. If Extension Control 1 register bit 1 is ‘0’, card power is prevented from being automatically disabled when a card is removed. The PD67XX can also be configured to have management interrupts notify software of card removal. Card Insertion Power to the socket is off at reset and whenever there is no card in a socket. When a card is detected (card detect input pins, -CD1 and -CD2, to the PD67XX become asserted low), two independent actions can be programmed to occur. If the PD67XX has been set for automatic power-on (Power Control register bits 4 and 5 are both ‘1’), the PD67XX automatically enables the socket VCC supply (and, if so programmed, the VPP supply). If the PD67XX has been programmed to cause management interrupts for card-detection events, assertion of -CD1 and -CD2 to the PD67XX causes a management interrupt to inform system software that a card was inserted. In the case of manual power detection (Power Control register Table 8. PD67XX Power-Management Modes Mode Name PWRGOOD Level AEN Misc Control 2 Register Functionality Typical Power Consumption (CORE_VDD = 3.3 V, ISA_VCC, SOCKET_VCC, and +5V = 5.0 V) Suspend Mode (Bit 2) Low-Power Dynamic Mode (Bit 1) Low-Power Dynamic (Default) High Normal 0 1 Full functionality < 45 mW high activity, 9–14 mW normal system activity Normal High Normal 0 0 Full functionality < 85 mW high activity, 18 mW normal system activity Suspend (Software Controlled) High Normal 1 – 8-bit access to Misc Control 2 register. No other register access. No card in socket(s). < 2 mW Super-Suspend (Hardware Controlled) High Static High 1 – No register access. No card in socket(s). System bus signals disabled (clock off). < 1 mW Reset Low1 –– – No register access. No card in socket(s). System bus signals disabled. 9–14 mW 1. IOR*, IOW*, MEMR*, and MEMW* must be held high when PWRGOOD is low to prevent manufacturing test mode outputs from driving the system data bus |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |