Electronic Components Datasheet Search
  English  ▼

X  

RT600 Datasheet(PDF) 20 Page - NXP Semiconductors

Part # RT600
Description  Dual-core microcontroller with 32-bit Cortex®-M33 and Xtensa HiFi4 Audio DSP CPUs; Up to 4.5 MB SRAM; FlexSPI with cache and dynamic decryption; High-speed USB device/host
PDF  171 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

RT600 Datasheet(HTML) 20 Page - NXP Semiconductors

Back Button RT600 Datasheet HTML 16Page - NXP Semiconductors RT600 Datasheet HTML 17Page - NXP Semiconductors RT600 Datasheet HTML 18Page - NXP Semiconductors RT600 Datasheet HTML 19Page - NXP Semiconductors RT600 Datasheet HTML 20Page - NXP Semiconductors RT600 Datasheet HTML 21Page - NXP Semiconductors RT600 Datasheet HTML 22Page - NXP Semiconductors RT600 Datasheet HTML 23Page - NXP Semiconductors RT600 Datasheet HTML 24Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 171 page
background image
RT600
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors B.V. 2023. All rights reserved.
Product data sheet
Rev. 2.1 — 7 July 2023
20 of 173
NXP Semiconductors
RT600
Dual-core microcontroller with 32-bit Cortex-M33 and Xtensa HiFi4
Audio DSP CPUs
PIO0_13/
CH1B
G4
G3
G16
Z I/O;
AI
0
PIO0_13/CH1B — General-purpose digital input/output pin.
Analog input 1B. Can optionally be paired with CH1A for
differential input on ADC channel 1.
I/O 1
FC1_SSEL3 — Flexcomm 1: SPI slave select 3.
I
2
SCT0_GPI3 — Pin input 3 to SCTimer/PWM.
O
3
SCT0_OUT3 — SCTimer/PWM output 3.
O
4
CTIMER0_MAT1 — 32-bit CTimer0 match output 1.
5
R — Reserved.
6
R — Reserved.
7
R — Reserved.
I/O 8
SEC_PIO0_13 — Secure GPIO pin.
PIO0_14
K4
A3
B17
Z I/O 0
PIO0_14 — General-purpose digital input/output pin.
I/O 1
FC2_SCK — Flexcomm 1: USART, SPI, or I2S clock.
I
2
SCT0_GPI0 — Pin input 0 to SCTimer/PWM.
O
3
SCT0_OUT0 — SCTimer/PWM output 0.
O
4
CTIMER2_MAT0 — 32-bit CTimer2 match output 0.
I
5
I2S_BRIDGE_CLK_IN — Allows I2S bypass by re-routing
this function to a pin that includes the
I2S_BRIDGE_CLK_OUT function.
6
R — Reserved.
7
R — Reserved.
I/O 8
SEC_PIO0_14 — Secure GPIO pin.
PIO0_15
J6
A5
A16
Z I/O 0
PIO0_15 — General-purpose digital input/output pin.
I/O 1
FC2_TXD_SCL_MISO_WS — Flexcomm 2: USART
transmitter, I2C clock, SPI master-in/slave-out data I/O, I2S
word select/frame.
I
2
SCT0_GPI1 — Pin input 1 to SCTimer/PWM.
O
3
SCT0_OUT1 — SCTimer/PWM output 1.
O
4
CTIMER2_MAT1 — 32-bit CTimer2 match output 1.
I
5
I2S_BRIDGE_WS_IN — Allows I2S bypass by re-routing this
function to a pin that includes the I2S_BRIDGE_WS_OUT
function.
6
R — Reserved.
7
R — Reserved.
I/O 8
SEC_PIO0_15 — Secure GPIO pin.
Table 4.
Pin description …continued
Symbol
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com