RT600 datasheet(86/171 Pages) NXP

86 / 171 page

RT600

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 2.1 — 7 July 2023

86 of 173

NXP Semiconductors

RT600

Dual-core microcontroller with 32-bit Cortex-M33 and Xtensa HiFi4

Audio DSP CPUs

• 12-bit conversion rate of 5.0 Msamples/s. Options for reduced resolution at higher

conversion rates.

• Burst conversion mode for single or multiple inputs.

• Synchronous or asynchronous operation. Asynchronous operation maximizes

flexibility in choosing the ADC clock frequency, Synchronous mode minimizes trigger

latency and can eliminate uncertainty and jitter in response to a trigger.

10.20.2 Temperature sensor

The temperature sensor transducer uses an intrinsic pn-junction diode reference and

outputs a CTAT voltage (Complement To Absolute Temperature). The temperature sensor

is only approximately linear with a slight curvature. The output voltage is measured over

different ranges of temperatures and fit with linear-least-square lines.

After power-up, the temperature sensor output must be allowed to settle to its stable value

before it can be used as an accurate ADC input.

10.20.3 Analog Comparator

The comparator (CMP) module provides a circuit for comparing two analog input voltages.

The comparator circuit is designed to operate across the full range of the supply voltage,

known as rail-to-rail operation.

10.21 Security features

The security system on RT600 has a set of hardware blocks and ROM code to implement

the security features of the device. The hardware consists of an AES engine, a SHA

engine (Hash-AES block), a random number generator, and a key storage block that keys

from an SRAM based PUF (Physically Unclonable Function). All components of the

system can be accessed by the processor or the DMA engine to encrypt or decrypt data

and for hashing. The ROM is responsible for secure boot in addition to providing support

for various security functions.

10.21.1 Features

• Trust Zone M

• AES256 Decryption Engine.

• SHA-1, SHA-2 HASH Engine.

• Physical Unclonable Function (PUF) Key Generation.

• CASPER security Cortex-M33 co-processor.

• Random number generator (RNG).

• On-the-Fly Decryption on Octal/Quad0 SPI interface.

• Universally Unique Identifier (UUID)

• Device Identifier Composition Engine (DICE)

10.21.2 AES256

RT600 devices provide an on-chip hardware AES encryption and decryption engine to

protect the image content and to accelerate processing for data encryption or decryption,

data integrity, and proof of origin. Data can be encrypted or decrypted by the AES engine

using a key from the PUF or a software supplied key.

RT600 Datasheet(PDF) 86 Page - NXP Semiconductors

RT600 Datasheet(HTML) 86 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL