RT600 datasheet(22/171 Pages) NXP

22 / 171 page

RT600

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 2.1 — 7 July 2023

22 of 173

NXP Semiconductors

RT600

Dual-core microcontroller with 32-bit Cortex-M33 and Xtensa HiFi4

Audio DSP CPUs

PIO0_19/

CH2A

D12

Z I/O;

PIO0_19/CH2A — General-purpose digital input/output pin.

Analog input 2A. Can optionally be paired with CH2B for

differential input on ADC channel 2.

I/O 1

FC2_SSEL2 — Flexcomm 2: SPI slave select 2.

SCT0_GPI4 — Pin input 4 to SCTimer/PWM.

SCT0_OUT4 — SCTimer/PWM output 4.

CTIMER_INP5 — Capture input 5 to CTIMER input muxes.

UTICK_CAP0 — Micro-tick timer capture input 0.

R — Reserved.

I/O 8

SEC_PIO0_19 — Secure GPIO pin.

PIO0_20/

CH2B

E13

Z I/O;

PIO0_20/CH2B — General-purpose digital input/output pin.

Analog input 2B. Can optionally be paired with CH2A for

differential input on ADC channel 2.

I/O 1

FC2_SSEL3 — Flexcomm 2: SPI slave select 3.

SCT0_GPI5 — Pin input 5 to SCTimer/PWM.

SCT0_OUT5 — SCTimer/PWM output 5.

CTIMER0_MAT2 — 32-bit CTimer0 match output 2.

CTIMER_INP11 — Capture input 11 to CTIMER input muxes.

R — Reserved.

I/O 8

SEC_PIO0_20 — Secure GPIO pin.

PIO0_21

A12

Z I/O 0

PIO0_21 — General-purpose digital input/output pin.

I/O 1

FC3_SCK — Flexcomm 3: USART, SPI, or I2S clock.

R — Reserved.

CTIMER3_MAT0 — 32-bit CTimer3 match output 0.

R — Reserved.

TRACECLK — Trace clock.

R — Reserved.

I/O 8

SEC_PIO0_21 — Secure GPIO pin.

Table 4.

Pin description …continued

Symbol

Description

RT600 Datasheet(PDF) 22 Page - NXP Semiconductors

RT600 Datasheet(HTML) 22 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL