| Electronic Components Datasheet Search |
|
TMPR4925 Datasheet(PDF) 516 Page - Toshiba Semiconductor |
|
|
|||||||||||||||||||||||||||||
TMPR4925 Datasheet(HTML) 516 Page - Toshiba Semiconductor |
|
516 / 590 page ![]() Chapter 16 CHI Module 16-34 16.4.14 CHI Interrupt Status Register (CHIINT) 0xA830 31 16 Reserved : Type : Initial value 15 87 65 43 21 0 Reserved BUSI 05I 10I DCI INAI INBI ACTI ERRI R/W : Type 00000000 : Initial value Bits Mnemonic Field Name Description 31:8 Reserved 7 BUSI CHIBUSERROR Interrupt Status CHIBUSERROR Interrupt status bit (Initial value: 0, R/W) This bit shows the CHIBUSERROR Interrupt Status. This bit is cleared by written “0”. 0: No interrupt 1: Interrupt occurs 6 05I CHI0_5 Interrupt Status CHI0_5 Interrupt Status bit (Initial value: 0, R/W) This bit shows the CHI0_5 Interrupt Status. This bit is cleared by written “0”. 0: No interrupt 1: Interrupt occurs 5 10I CHI1_0 Interrupt Status CHI1_0 Interrupt Status bit (Initial value: 0, R/W) This bit shows the CHI1_0 Interrupt Status. This bit is cleared by written “0” 0: No interrupt 1: Interrupt occurs 4 DCI CHIDMACNT Interrupt Status CHIDMACNT Interrupt Status bit (Initial value: 0, R/W) This bit shows the CHIDMACNT Interrupt Status. This bit is cleared by written “0” 0: No interrupt 1: Interrupt occurs 3 INAI CHIININTA Interrupt Status CHIININTA Interrupt Status bit (Initial value: 0, R/W) This bit shows the CHIININTA Interrupt Status. This bit is cleared by written “0” 0: No interrupt 1: Interrupt occurs 2INBI CHIININTB Interrupt Status CHIININTB Interrupt Status bit (Initial value: 0, R/W) This bit shows the CHIININTB Interrupt Status. This bit is cleared by written “0” 0: No interrupt 1: Interrupt occurs 1 ACTI CHIACTINT Interrupt Status CHIACTINT Interrupt Status bit (Initial value: 0, R/W) This bit shows the CHIACTINT Interrupt Status. This bit is cleared by written “0” 0: No interrupt 1: Interrupt occurs 0 ERRI CHIERRINT Interrupt Status CHIERRINT Interrupt Status bit (Initial value: 0, R/W) This bit shows the CHIERRINT Interrupt Status. This bit is cleared by written “0” 0: No interrupt 1: Interrupt occurs Figure 16.4.14 CHI Interrupt Status Register (CHIINT) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |