ATMEGA640 datasheet(213/449 Pages) ATMEL

213 / 449 page

213

ATmega640/1280/1281/2560/2561

2549K–AVR–01/07

Some examples of UBRRn values for some system clock frequencies are found in Table

109 on page 232.

Double Speed Operation

(U2Xn)

The transfer rate can be doubled by setting the U2Xn bit in UCSRnA. Setting this bit

only has effect for the asynchronous operation. Set this bit to zero when using synchro-

nous operation.

Setting this bit will reduce the divisor of the baud rate divider from 16 to 8, effectively

doubling the transfer rate for asynchronous communication. Note however that the

Receiver will in this case only use half the number of samples (reduced from 16 to 8) for

data sampling and clock recovery, and therefore a more accurate baud rate setting and

system clock are required when this mode is used. For the Transmitter, there are no

downsides.

External Clock

External clocking is used by the synchronous slave modes of operation. The description

in this section refers to Figure 83 for details.

External clock input from the XCKn pin is sampled by a synchronization register to mini-

mize the chance of meta-stability. The output from the synchronization register must

then pass through an edge detector before it can be used by the Transmitter and

Receiver. This process introduces a two CPU clock period delay and therefore the max-

imum external XCKn clock frequency is limited by the following equation:

Note that f

osc depends on the stability of the system clock source. It is therefore recom-

mended to add some margin to avoid possible loss of data due to frequency variations.

Synchronous Clock Operation

When synchronous mode is used (UMSELn = 1), the XCKn pin will be used as either

clock input (Slave) or clock output (Master). The dependency between the clock edges

and data sampling or data change is the same. The basic principle is that data input (on

RxDn) is sampled at the opposite XCKn clock edge of the edge the data output (TxDn)

is changed.

Figure 84. Synchronous Mode XCKn Timing.

The UCPOLn bit UCRSC selects which XCKn clock edge is used for data sampling and

which is used for data change. As Figure 84 shows, when UCPOLn is zero the data will

be changed at rising XCKn edge and sampled at falling XCKn edge. If UCPOLn is set,

the data will be changed at falling XCKn edge and sampled at rising XCKn edge.

XCK

OSC

-----------

RxD / TxD

XCK

RxD / TxD

XCK

UCPOL = 0

UCPOL = 1

Sample

ATMEGA640 Datasheet(PDF) 213 Page - ATMEL Corporation

ATMEGA640 Datasheet(HTML) 213 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL