PM4354-PI datasheet(3/463 Pages) PMC

3 / 463 page

RELEASED

PM4354 COMET-QUAD

DATASHEET

PMC-1990315

ISSUE 6

FOUR CHANNEL COMBINED E1/T1/J1

TRANSCEIVER / FRAMER

PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC. AND FOR ITS CUSTOMERS’ INTERNAL USE

9.14

HDLC RECEIVER (RDLC) ................................................................................. 49

9.15

BIT ORIENTED CODE DETECTOR (RBOC) .................................................... 49

9.16

RECEIVE PER-CHANNEL SERIAL CONTROLLER (RPSC) ............................ 50

9.17

PSEUDO RANDOM BINARY SEQUENCE GENERATION AND DETECTION

(PRBS) ............................................................................................................... 50

9.18

BACKPLANE RECEIVE SYSTEM INTERFACE (BRIF)..................................... 50

9.19

BACKPLANE TRANSMIT SYSTEM INTERFACE (BTIF) .................................. 54

9.20

TRANSMIT PER-CHANNEL SERIAL CONTROLLER (TPSC) .......................... 57

9.21

TRANSMIT ELASTIC STORE (TX-ELST) ......................................................... 58

9.22

T1 BASIC TRANSMITTER (T1-XBAS) .............................................................. 58

9.23

E1 TRANSMITTER (E1-TRAN).......................................................................... 59

9.24

T1 INBAND LOOPBACK CODE GENERATOR (XIBC) ..................................... 59

9.25

PULSE DENSITY ENFORCER (XPDE)............................................................. 59

9.26

T1 SIGNALING ALIGNER (SIGA) ...................................................................... 59

9.27

BIT ORIENTED CODE GENERATOR (XBOC).................................................. 60

9.28

HDLC TRANSMITTER (TDPR).......................................................................... 60

9.29

TRANSMIT JITTER ATTENUATOR (TJAT) ....................................................... 61

9.30

LINE TRANSMITTER......................................................................................... 66

9.31

TIMING OPTIONS (TOPS) ................................................................................ 66

9.32

JTAG TEST ACCESS PORT.............................................................................. 66

9.33

MICROPROCESSOR INTERFACE ................................................................... 66

NORMAL MODE REGISTER DESCRIPTION ................................................................ 68

10.1

NORMAL MODE REGISTER MEMORY MAP ................................................... 68

TEST FEATURES DESCRIPTION................................................................................ 328

11.1

JTAG TEST PORT ........................................................................................... 328

OPERATION.................................................................................................................. 331

PM4354-PI Datasheet(PDF) 3 Page - PMC-Sierra, Inc

PM4354-PI Datasheet(HTML) 3 Page - PMC-Sierra, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL